



# Microcontrollers

C166 Family
16-Bit Single-Chip Microcontroller
C161PI

Data Sheet 1999-07


Preliminary

C161PI Revision History:		1999-07 Pr	1999-07 Preliminary			
		1998-05	(C161RI / Preliminary)			
		1998-01 1997-12	(C161RI / Advance Information) (C161RI / Advance Information)			
Page	Subjec	ts				
	3 V spe	cification intro	duced			
4, 5, 7	Signal F	Signal FOUT added				
14	XRAM	XRAM description added				
15	Unlatch	Unlatched CS description added				
23	Block D	Block Diagram corrected				
24	Descrip	Description of divider chain improved				
25, 51, 52	ADC de	scription upda	ated to 10-bit			
36, 37	Revised	d description o	f Absolute Max. Ratings and Operating Conditions			
39, 44	Powers	Power supply values improved				
45 - 50	Revised description for clock generation including PLL		or clock generation including PLL			
54 ff.	Standa	rd 25-MHz tim	ing			

### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Edition 1999-07 Published by Infineon Technologies AG i. Gr., St.-Martin-Strasse 53 D-81541 München © Infineon Technologies AG 1999.

All Rights Reserved.

### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



# C166 Family of C161PI High-Performance CMOS 16-Bit Microcontrollers Preliminary C161PI 16-Bit Microcontroller

- High Performance 16-bit CPU with 4-Stage Pipeline
  - 80 ns Instruction Cycle Time at 25 MHz CPU Clock
  - -400 ns Multiplication (16  $\times$  16 bit), 800 ns Division (32 / 16 bit)
  - Enhanced Boolean Bit Manipulation Facilities
  - Additional Instructions to Support HLL and Operating Systems
  - Register-Based Design with Multiple Variable Register Banks
  - Single-Cycle Context Switching Support
  - 16 MBytes Total Linear Address Space for Code and Data
  - 1024 Bytes On-Chip Special Function Register Area
- 16-Priority-Level Interrupt System with 27 Sources, Sample-Rate down to 40 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- Clk. Generation via on-chip PLL (1:1.5/2/2.5/3/4/5), via prescaler or via direct clk. inp.
- On-Chip Memory Modules
  - 1 KByte On-Chip Internal RAM (IRAM)
  - 2 KBytes On-Chip Extension RAM (XRAM)
- On-Chip Peripheral Modules
  - 4-Channel 10-bit A/D Converter with Programm. Conversion Time down to 7.8 μs
  - Two Multi-Functional General Purpose Timer Units with 5 Timers
  - Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
  - I<sup>2</sup>C Bus Interface (10-bit Addressing, 400 KHz) with 2 Channels (multiplexed)
- Up to 8 MBytes External Address Space for Code and Data
  - Programmable External Bus Characteristics for Different Address Ranges
  - Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit Data Bus Width
  - Five Programmable Chip-Select Signals
- Idle and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog
- On-Chip Real Time Clock
- Up to 76 General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis
- Supported by a Large Range of Development Tools like C-Compilers,
   Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers,
   Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 100-Pin MQFP / TQFP Package



This document describes the SAB-C161PI-LM, the SAB-C161PI-LF, the SAF-C161PI-LM and the SAF-C161PI-LF.

For simplicity all versions are referred to by the term **C161PI** throughout this document.

### **Ordering Information**

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- · the derivative itself, i.e. its function set
- the specified temperature range
- · the package
- the type of delivery.

For the available ordering codes for the C161PI please refer to the

"Product Catalog Microcontrollers", which summarizes all available microcontroller variants.

Note: The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.

Data Sheet 2 1999-07



### Introduction

The C161PI is a derivative of the Infineon C166 Family of 16-bit single-chip CMOS microcontrollers. It combines high CPU performance (up to 8 million instructions per second) with high peripheral functionality and enhanced IO-capabilities. The C161PI derivative is especially suited for cost sensitive applications.




Figure 1 Logic Symbol



# Pin Configuration MQFP Package




Figure 2



## **Pin Configuration TQFP Package**




Figure 3



Table 1 Pin Definitions and Functions

Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function			
P5			I	characteris	6-bit input-only port with Schmitt-Trigger tics. The pins of Port 5 also serve as (up to aput channels for the A/D converter, or they ner inputs:		
P5.0	97	99	1	AN0			
P5.1	98	100	1	AN1			
P5.2	99	1	1	AN2			
P5.3	100	2	1	AN3			
P5.14	1	3	1	T4EUD	GPT1 Timer T4 Ext. Up/Down Ctrl. Input		
P5.15	2	4	I	T2EUD	GPT1 Timer T5 Ext. Up/Down Ctrl. Input		
XTAL1	4	6	I	XTAL1:	Input to the oscillator amplifier and input to the internal clock generator		
XTAL2	5	7	O	XTAL1, whi	Output of the oscillator amplifier circuit. e device from an external source, drive ile leaving XTAL2 unconnected. Minimum um high/low and rise/fall times specified in tracteristics must be observed.		



 Table 1
 Pin Definitions and Functions (continued)

Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function	
P3			Ю	programma a pin config high-imped configured threshold	15-bit bidirectional I/O port. It is bit-wise able for input or output via direction bits. For gured as input, the output driver is put into dance state. Port 3 outputs can be as push/pull or open drain drivers. The input of Port 3 is selectable (TTL or special). The Port 3 pins also serve for alternate functions:
P3.0	7	9	I/O	SCL0	I2C Bus Clock Line 0
P3.1	8	10	I/O	SDA0	I2C Bus Data Line 0
P3.2	9	11	1	CAPIN	GPT2 Register CAPREL Capture Input
P3.3	10	12	0	T3OUT	GPT1 Timer T3 Toggle Latch Output
P3.4	11	13	1	T3EUD	GPT1 Timer T3 External Up/Down Ctrl.Inp
P3.5	12	14	I	T4IN	GPT1 Timer T4 Count/Gate/Reload/ Capture Input
P3.6	13	15	1	T3IN	GPT1 Timer T3 Count/Gate Input
P3.7	14	16	I	T2IN	GPT1 Timer T2 Count/Gate/Reload/ Capture Input
P3.8	15	17	I/O	MRST	SSC Master-Rec. / Slave-Trans. Inp/Outp.
P3.9	16	18	I/O	MTSR	SSC Master-Trans. / Slave-Rec. Outp/Inp.
P3.10	17	19	0	T×D0	ASC0 Clock/Data Output (Async./Sync.)
P3.11	18	20	I/O	R×D0	ASC0 Data Input (Async.) or I/O (Sync.)
P3.12	19	21	0	BHE WRH	External Memory High Byte Enable Signal,
P3.13	20	22	O I/O	SCLK	External Memory High Byte Write Strobe SSC Master Clock Outp. / Slave Clock Inp.
P3.15	21	23	0	CLKOUT	System Clock Output (=CPU Clock)
1 3.13	۲ ا	20	0	FOUT	Programmable Frequency Output
				Note: Pins	P3.0 and P3.1 are open drain outputs only.



 Table 1
 Pin Definitions and Functions (continued)

Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function
P4			Ю	Port 4 is a 7-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 4 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 4 is selectable (TTL or special). Port 4 can be used to output the segment address lines:
P4.0	24	26	0	A16 Least Significant Segment Address Line
P4.1	25	27	0	A17 Segment Address Line
P4.2	26	28	0	A18 Segment Address Line
P4.3	27	29	0	A19 Segment Address Line
P4.4	28	30	0	A20 Segment Address Line
P4.5	29	31	0	A21 Segment Address Line
P4.6	30	32	0	A22 Most Significant Segment Address Line
RD	31	33	0	External Memory Read Strobe. RD is activated for every external instruction or data read access.
WR/ WRL	32	34	0	External Memory Write Strobe. In WR-mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection.
READY	33	35	I	Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to a low level.  An internal pullup device will hold this pin high when nothing is driving it.
ALE	34	36	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.



 Table 1
 Pin Definitions and Functions (continued)

Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function
EΑ	35	37	I	External Access Enable pin. A low level at this pin during and after Reset forces the C161PI to begin instruction execution out of external memory. A high level forces execution out of the internal program memory.  "ROMless" versions must have this pin tied to '0'.
PORT0 P0L.0-7 P0H.0-7	38- 45 48- 55	40- 47 50- 57	IO	PORT0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. In case of external bus configurations, PORT0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.  Demultiplexed bus modes:  Data Path Width: 8-bit 16-bit P0L.0 - P0H.7: I/O D8 - D15  Multiplexed bus modes:  Data Path Width: 8-bit 16-bit P0L.0 - P0L.7: AD0 - AD7 AD0 - AD7 P0H.0 - P0H.7: A8 - A15 AD8 - AD15
PORT1 P1L.0-7 P1H.0-7	63	58- 65 68- 75	IO	PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode.



 Table 1
 Pin Definitions and Functions (continued)

Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function			
RSTIN	76	78	I/O				
				Note: To let the reset configuration of PORT0 settle and to let the PLL lock a reset duration of ca. 1 ms is recommended.			
RST OUT	77	79	Ο	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.			
NMI	78	80	I	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the C161PI to go into power down mode. If NMI is high, when PWRDN is executed, the part will continue to run in normal mode.  If not used, pin NMI should be pulled high externally.			



 Table 1
 Pin Definitions and Functions (continued)

Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function
P6.0 P6.1 P6.2 P6.3 P6.4 P6.5 P6.6 P6.7	79 80 81 82 83 84 85 86	81 82 83 84 85 86 87 88	O O O O I/O I/O I/O	Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 6 outputs can be configured as push/pull or open drain drivers.  The Port 6 pins also serve for alternate functions:  CSO  Chip Select 0 Output  CS1  Chip Select 1 Output  CS2  Chip Select 2 Output  CS3  Chip Select 3 Output  CS4  Chip Select 4 Output  SDA1  I²C Bus Data Line 1  SCL1  I²C Bus Clock Line 1  SDA2  I²C Bus Data Line 2
				Note: Pins P6.7-5 are open drain outputs only.
P2			IO	Port 2 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 2 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or special). The Port 2 pins also serve for alternate functions:
P2.8	87	89	I	EXOIN Fast External Interrupt 0 Input
P2.9	88	90	I	EX1IN Fast External Interrupt 1 Input
P2.10	89	91	1	EX2IN Fast External Interrupt 2 Input
P2.11	90	92	I	EX3IN Fast External Interrupt 3 Input
P2.12	91	93	I	EX4IN Fast External Interrupt 4 Input
P2.13	92	94	I	EX5IN Fast External Interrupt 5 Input
P2.14 P2.15	93 94	95 96	 	EX6IN Fast External Interrupt 6 Input EX7IN Fast External Interrupt 7 Input
$\overline{V_{AREF}}$	95	97	-	Reference voltage for the A/D converter.
$\overline{V_{AGND}}$	96	98	-	Reference ground for the A/D converter.



 Table 1
 Pin Definitions and Functions (continued)

Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function
$V_{DD}$	6, 23, 37, 47, 65, 75	8, 25, 39, 49, 67, 77	-	Digital Supply Voltage: + 5 V or + 3 V during normal operation and idle mode. ≥ 2.5 V during power down mode
$V_{SS}$	3, 22, 36, 46, 64, 74	5, 24, 38, 48, 66, 76	-	Digital Ground.

Note: The following behaviour differences must be observed when the bidirectional reset is active:

- Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared automatically after a reset.
- The reset indication flags always indicate a long hardware reset.
- The PORT0 configuration is treated like on a hardware reset. Especially the bootstrap loader may be activated when P0L.4 is low.
- Pin RSTIN may only be connected to external reset devices with an open drain output driver.
- A short hardware reset is extended to the duration of the internal reset sequence.



### **Functional Description**

The architecture of the C161PI combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C161PI.

Note: All time specifications refer to a CPU clock of 25 MHz (see definition in the AC Characteristics section).




Figure 4 Block Diagram



### **Memory Organization**

The memory space of the C161PI is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bitaddressable.

- 1 KByte of on-chip Internal RAM (IRAM) is provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).
- 1024 bytes (2 \* 512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the C166 Family.
- 2 KBytes of on-chip Extension RAM (XRAM) are provided to store user data, user stacks, or code. The XRAM is accessed like external memory and therefore cannot be used for the system stack or for register banks and is not bitaddressable. The XRAM permits 16-bit accesses with maximum speed.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 8 MBytes of external RAM and/or ROM can be connected to the microcontroller.



### **External Bus Controller**

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/23-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/23-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/23-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/23-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via register pairs ADDRSELx / BUSCONx) which allow to access different resources with different bus characteristics. These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1. All accesses to locations not covered by these 4 address windows are controlled by BUSCON0.

Up to 5 external  $\overline{\text{CS}}$  signals (4 windows plus default) can be generated in order to save external glue logic. The C161PI offers the possibility to switch the  $\overline{\text{CS}}$  outputs to an unlatched mode. In this mode the internal filter logic is switched off and the  $\overline{\text{CS}}$  signals are directly generated from the address. The unlatched  $\overline{\text{CS}}$  mode is enabled by setting CSCFG (SYSCON.6).

Access to very slow memories is supported via a particular 'Ready' function.

For applications which require less than 8 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte or to 64 KByte. In this case Port 4 outputs four, two or no address lines at all. It outputs all 7 address lines, if an address space of 8 MBytes is used.



### **Central Processing Unit (CPU)**

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C161PI's instructions can be executed in just one machine cycle which requires 2 CPU clocks (4 TCL). For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a  $16 \times 16$  bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', reduces the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.




Figure 5 CPU Block Diagram



The CPU has a register context consisting of up to 16 wordwide GPRs at its disposal. These 16 GPRs are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 1024 bytes is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C161PI instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



### **Interrupt System**

With an interrupt response time within a range from just 5 to 12 CPU clocks (in case of internal program execution), the C161PI is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the C161PI supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicity decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The C161PI has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

The following table shows all of the possible C161PI interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not used by associated peripherals, may be used to generate software controlled interrupt requests by setting the respective interrupt request bit (xIR).



Table 2 C161PI Interrupt Nodes

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
External Interrupt 0	CC8IR	CC8IE	CC8INT	00'0060 <sub>H</sub>	18 <sub>H</sub>
External Interrupt 1	CC9IR	CC9IE	CC9INT	00'0064 <sub>H</sub>	19 <sub>H</sub>
External Interrupt 2	CC10IR	CC10IE	CC10INT	00'0068 <sub>H</sub>	1A <sub>H</sub>
External Interrupt 3	CC11IR	CC11IE	CC11INT	00'006C <sub>H</sub>	1B <sub>H</sub>
External Interrupt 4	CC12IR	CC12IE	CC12INT	00'0070 <sub>H</sub>	1C <sub>H</sub>
External Interrupt 5	CC13IR	CC13IE	CC13INT	00'0074 <sub>H</sub>	1D <sub>H</sub>
External Interrupt 6	CC14IR	CC14IE	CC14INT	00'0078 <sub>H</sub>	1E <sub>H</sub>
External Interrupt 7	CC15IR	CC15IE	CC15INT	00'007C <sub>H</sub>	1F <sub>H</sub>
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 <sub>H</sub>	22 <sub>H</sub>
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C <sub>H</sub>	23 <sub>H</sub>
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 <sub>H</sub>	24 <sub>H</sub>
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094 <sub>H</sub>	25 <sub>H</sub>
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098 <sub>H</sub>	26 <sub>H</sub>
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00'009C <sub>H</sub>	27 <sub>H</sub>
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0 <sub>H</sub>	28 <sub>H</sub>
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4 <sub>H</sub>	29 <sub>H</sub>
ASC0 Transmit	S0TIR	S0TIE	S0TINT	00'00A8 <sub>H</sub>	2A <sub>H</sub>
ASC0 Transmit Buffer	S0TBIR	S0TBIE	S0TBINT	00'011C <sub>H</sub>	47 <sub>H</sub>
ASC0 Receive	S0RIR	S0RIE	S0RINT	00'00AC <sub>H</sub>	2B <sub>H</sub>
ASC0 Error	S0EIR	S0EIE	S0EINT	00'00B0 <sub>H</sub>	2C <sub>H</sub>
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4 <sub>H</sub>	2D <sub>H</sub>
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8 <sub>H</sub>	2E <sub>H</sub>
SSC Error	SCEIR	SCEIE	SCEINT	00'00BC <sub>H</sub>	2F <sub>H</sub>
I <sup>2</sup> C Data Transfer Event	XP0IR	XP0IE	XP0INT	00'0100 <sub>H</sub>	40 <sub>H</sub>
I <sup>2</sup> C Protocol Event	XP1IR	XP1IE	XP1INT	00'0104 <sub>H</sub>	41 <sub>H</sub>
X-Peripheral Node 2	XP2IR	XP2IE	XP2INT	00'0108 <sub>H</sub>	42 <sub>H</sub>
PLL Unlock / RTC	XP3IR	XP3IE	XP3INT	00'010C <sub>H</sub>	43 <sub>H</sub>



The C161PI also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

The following table shows all of the possible exceptions or error conditions that can arise during run-time:

Table 3 Hardware Trap Summary

<b>Exception Condition</b>	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Prio
Reset Functions:					
Hardware Reset		RESET	00'0000 <sub>H</sub>	00 <sub>H</sub>	Ш
Software Reset		RESET	00'0000 <sub>H</sub>	00 <sub>H</sub>	Ш
Watchdog Timer Overflow		RESET	00'0000 <sub>H</sub>	00 <sub>H</sub>	Ш
Class A Hardware Traps:					
Non-Maskable Interrupt	NMI	NMITRAP	00'0008 <sub>H</sub>	02 <sub>H</sub>	П
Stack Overflow	STKOF	STOTRAP	00'0010 <sub>H</sub>	04 <sub>H</sub>	П
Stack Underflow	STKUF	STUTRAP	00'0018 <sub>H</sub>	06 <sub>H</sub>	II
Class B Hardware Traps:					
Undefined Opcode	UNDOPC	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	1
Protected Instruction Fault	PRTFLT	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	1
Illegal Word Operand Access	ILLOPA	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	1
Illegal Instruction Access	ILLINA	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	I
Illegal External Bus Access	ILLBUS	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	1
Reserved			$[2C_{H} - 3C_{H}]$	[0B <sub>H</sub> -	
			- 11 11-	0F <sub>H</sub> ]	
Software Traps:			Any	Any	Current
TRAP Instruction			$[00,0000^{H} -$	[00 <sub>H</sub> –	CPU
			00'01FC <sub>H</sub> ]	7F <sub>H</sub> ]	Priority
			in steps		
			of 4 <sub>H</sub>		



### **General Purpose Timer (GPT) Unit**

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 16 TCL.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate eg. position tracking.

In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction and count signals are internally derived from these two input signals, so the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer over-flow/underflow. The state of this latch may be output on a port pin (T3OUT) eg. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 are captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.






Figure 6 Block Diagram of GPT1

With its maximum resolution of 8 TCL, the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler. The count direction (up/down) for each timer is programmable by software. Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/ underflow.



The state of this latch may be used to clock timer T5. The overflows/underflows of timer T6 can additionally be used to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.

The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3's inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.




Figure 7 Block Diagram of GPT2



### **Real Time Clock**

The Real Time Clock (RTC) module of the C161PI consists of a chain of 3 divider blocks, a fixed 8:1 divider, the reloadable 16-bit timer T14, and the 32-bit RTC timer (accessible via registers RTCH and RTCL). The RTC module is directly clocked with the on-chip oscillator frequency divided by 32 via a separate clock driver ( $f_{\rm RTC} = f_{\rm OSC}$  / 32) and is therefore independent from the selected clock generation mode of the C161PI. All timers count up.

The RTC module can be used for different purposes:

- System clock to determine the current time and date
- Cyclic time based interrupt
- 48-bit timer for long term measurements




Figure 8 RTC Block Diagram

Note: The registers associated with the RTC are not effected by a reset in order to maintain the correct system time even when intermediate resets are executed.



### A/D Converter

For analog signal measurement, a 10-bit A/D converter with 4 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) and the conversion time is programmable and can so be adjusted to the external circuitry.

Overrun error detection/protection is provided for the conversion result register (ADDAT): either an interrupt request will be generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended in such a case until the previous result has been read.

For applications which require less than 4 analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the C161PI supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is sampled once and converted to a digital result. In the Single Channel Continuous mode, the analog level on a specified channel is repeatedly sampled and converted without software intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels are sequentially sampled and converted. In the Auto Scan Continuous mode, the number of prespecified channels is repeatedly sampled and converted. In addition, the conversion of a specific channel can be inserted (injected) into a running sequence without disturbing this sequence. This is called Channel Injection Mode.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.

After each reset and also during normal operation the ADC automatically performs calibration cycles. This automatic self-calibration constantly adjusts the converter to changing operating conditions (e.g. temperature) and compensates process variations.

These calibration cycles are part of the conversion cycle, so they do not affect the normal operation of the A/D converter.

In order to decouple analog inputs from digital noise and to avoid input trigger noise those pins used for analog input can be disconnected from the digital IO or input stages under software control. This can be selected for each pin separately via registers P5DIDIS (Port 5 Digital Input Disable).



### **Serial Channels**

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC).

**The ASC0** is upward compatible with the serial ports of the Infineon 8-bit microcontroller families and supports full-duplex asynchronous communication at up to 780 KBaud and half-duplex synchronous communication at up to 3.1 MBaud @ 25 MHz CPU clock.

A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling 4 separate interrupt vectors are provided. In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data plus wake up bit mode).

In synchronous mode, the ASC0 transmits or receives bytes (8 bits) synchronously to a shift clock which is generated by the ASC0. The ASC0 always shifts the LSB first. A loop back option is available for testing purposes.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated, if the last character received has not been read out of the receive buffer register at the time the reception of a new character is complete.

**The SSC** supports full-duplex synchronous communication at up to 6.25 Mbaud @ 25 MHz CPU clock. It may be configured so it interfaces with serially linked peripheral components. A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling 3 separate interrupt vectors are provided.

The SSC transmits or receives characters of 2...16 bits length synchronously to a shift clock which can be generated by the SSC (master mode) or by an external master (slave mode). The SSC can start shifting with the LSB or with the MSB and allows the selection of shifting and latching clock edges as well as the clock polarity.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. Transmit and receive error supervise the correct handling of the data buffer. Phase and baudrate error detect incorrect serial data.



### I<sup>2</sup>C Module

The integrated I<sup>2</sup>C Bus Module handles the transmission and reception of frames over the two-line I<sup>2</sup>C bus in accordance with the I<sup>2</sup>C Bus specification. The on-chip I<sup>2</sup>C Module can receive and transmit data using 7-bit or 10-bit addressing and it can operate in slave mode, in master mode or in multi-master mode.

Several physical interfaces (port pins) can be established under software control. Data can be transferred at speeds up to 400 Kbit/sec.

Two interrupt nodes dedicated to the I<sup>2</sup>C module allow efficient interrupt service and also support operation via PEC transfers.

Note: The port pins associated with the  $l^2C$  interfaces feature open drain drivers only, as required by the  $l^2C$  specification.

### Watchdog Timer

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided either by 2 or by 128. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 20 µs and 336 ms can be monitored (@ 25 MHz).

The default Watchdog Timer interval after reset is 5.24 ms (@ 25 MHz).



### **Parallel Ports**

The C161PI provides up to 76 IO lines which are organized into six input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three IO ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. The other IO ports operate in push/pull mode, except for the I<sup>2</sup>C interface pins which are open drain pins only. During the internal reset, all port pins are configured as inputs.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A22/19/17...A16 in systems where segmentation is enabled to access more than 64 KBytes of memory.

Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE and the system clock output CLKOUT (or the programmable frequency output FOUT).

Port 5 is used for the analog input channels to the A/D converter or timer control signals.

Port 6 provides the optional chip select signals and interface lines for the I<sup>2</sup>C module.

The edge characteristics (transition time) of the C161PI's port drivers can be selected via the Port Driver Control Register (PDCR).



## **Instruction Set Summary**

The table below lists the instructions of the C161PI in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "C166 Family Instruction Set Manual".

This document also provides a detailled description of each instruction.

 Table 4
 Instruction Set Summary

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise XOR, (word/byte operands)	2/4
BCLR	Clear direct bit	2
BSET	Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4
ВСМР	Compare direct bit to direct bit	4
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL / SHR	Shift left/right direct word GPR	2
ROL / ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2

Data Sheet 29 1999-07



 Table 4
 Instruction Set Summary (continued)

Mnemonic	Description	<b>Bytes</b>
MOV(B)	Move word (byte) data	2/4
MOVBS	Move byte operand to word operand with sign extension	2/4
MOVBZ	Move byte operand to word operand. with zero extension	2/4
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
J(N)B	Jump relative if direct bit is (not) set	4
JBC	Jump relative and clear bit if direct bit is set	4
JNBS	Jump relative and set bit if direct bit is not set	4
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH, POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack und update register with word operand	4
RET	Return from intra-segment subroutine	2
RETS	Return from inter-segment subroutine	2
RETP	Return from intra-segment subroutine and pop direct word register from system stack	2
RETI	Return from interrupt service subroutine	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (supposes NMI-pin being low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT	Disable Watchdog Timer	4
EINIT	Signify End-of-Initialization on RSTOUT-pin	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4
NOP	Null operation	2



## **Special Function Registers Overview**

The following table lists all SFRs which are implemented in the C161PI in alphabetical order.

**Bit-addressable** SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address". Registers within on-chip X-Peripherals (I<sup>2</sup>C) are marked with the letter "**X**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

Table 5 C161PI Registers, Ordered by Name

Name		Physical Address	8-Bit Addr.	Description	Reset Value
ADCIC	b	FF98 <sub>H</sub>	CC <sub>H</sub>	A/D Converter End of Conversion Interrupt Control Register	0000 <sub>H</sub>
ADCON	b	FFA0 <sub>H</sub>	D0 <sub>H</sub>	A/D Converter Control Register	0000 <sub>H</sub>
ADDAT		FEA0 <sub>H</sub>	50 <sub>H</sub>	A/D Converter Result Register	0000 <sub>H</sub>
ADDAT2		F0A0 <sub>H</sub> <b>E</b>	50 <sub>H</sub>	A/D Converter 2 Result Register	0000 <sub>H</sub>
ADDRSEL1		FE18 <sub>H</sub>	0C <sub>H</sub>	Address Select Register 1	0000 <sub>H</sub>
ADDRSEL2	2	FE1A <sub>H</sub>	0D <sub>H</sub>	Address Select Register 2	0000 <sub>H</sub>
ADDRSEL3	}	FE1C <sub>H</sub>	0E <sub>H</sub>	Address Select Register 3	0000 <sub>H</sub>
ADDRSEL4	ļ	FE1E <sub>H</sub>	0F <sub>H</sub>	Address Select Register 4	0000 <sub>H</sub>
ADEIC	b	FF9A <sub>H</sub>	CD <sub>H</sub>	A/D Converter Overrun Error Interrupt Control Register	0000 <sub>H</sub>
BUSCON0	b	FF0C <sub>H</sub>	86 <sub>H</sub>	Bus Configuration Register 0	0000 <sub>H</sub>
BUSCON1	b	FF14 <sub>H</sub>	8A <sub>H</sub>	Bus Configuration Register 1	0000 <sub>H</sub>
BUSCON2	b	FF16 <sub>H</sub>	8B <sub>H</sub>	Bus Configuration Register 2	0000 <sub>H</sub>
BUSCON3	b	FF18 <sub>H</sub>	8C <sub>H</sub>	Bus Configuration Register 3	0000 <sub>H</sub>
BUSCON4	b	FF1A <sub>H</sub>	8D <sub>H</sub>	Bus Configuration Register 4	0000 <sub>H</sub>
CAPREL		FE4A <sub>H</sub>	25 <sub>H</sub>	GPT2 Capture/Reload Register	0000 <sub>H</sub>
CC8IC	b	FF88 <sub>H</sub>	C4 <sub>H</sub>	External Interrupt 0 Control Register	0000 <sub>H</sub>
CC9IC	b	FF8A <sub>H</sub>	C5 <sub>H</sub>	External Interrupt 1 Control Register	0000 <sub>H</sub>
CC10IC	b	FF8C <sub>H</sub>	C6 <sub>H</sub>	External Interrupt 2 Control Register	0000 <sub>H</sub>
CC11IC	b	FF8E <sub>H</sub>	C7 <sub>H</sub>	External Interrupt 3 Control Register	0000 <sub>H</sub>

Data Sheet 31 1999-07



Table 5 C161PI Registers, Ordered by Name (continued)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
CC12IC	b	FF90 <sub>H</sub>		C8 <sub>H</sub>	External Interrupt 4 Control Register	0000 <sub>H</sub>
CC13IC	b	FF92 <sub>H</sub>		C9 <sub>H</sub>	External Interrupt 5 Control Register	0000 <sub>H</sub>
CC14IC	b	FF94 <sub>H</sub>		CA <sub>H</sub>	External Interrupt 6 Control Register	0000 <sub>H</sub>
CC15IC	b	FF96 <sub>H</sub>		CB <sub>H</sub>	External Interrupt 7 Control Register	0000 <sub>H</sub>
СР		FE10 <sub>H</sub>		08 <sub>H</sub>	CPU Context Pointer Register	FC00 <sub>H</sub>
CRIC	b	FF6A <sub>H</sub>		B5 <sub>H</sub>	GPT2 CAPREL Interrupt Ctrl. Register	0000 <sub>H</sub>
CSP		FE08 <sub>H</sub>		04 <sub>H</sub>	CPU Code Segment Pointer Register (8 bits, not directly writeable)	0000 <sub>H</sub>
DP0L	b	F100 <sub>H</sub>	Ε	80 <sub>H</sub>	P0L Direction Control Register	00 <sub>H</sub>
DP0H	b	F102 <sub>H</sub>	Ε	81 <sub>H</sub>	P0H Direction Control Register	00 <sub>H</sub>
DP1L	b	F104 <sub>H</sub>	Ε	82 <sub>H</sub>	P1L Direction Control Register	00 <sub>H</sub>
DP1H	b	F106 <sub>H</sub>	Е	83 <sub>H</sub>	P1H Direction Control Register	00 <sub>H</sub>
DP2	b	FFC2 <sub>H</sub>		E1 <sub>H</sub>	Port 2 Direction Control Register	0000 <sub>H</sub>
DP3	b	FFC6 <sub>H</sub>		E3 <sub>H</sub>	Port 3 Direction Control Register	0000 <sub>H</sub>
DP4	b	FFCA <sub>H</sub>		E5 <sub>H</sub>	Port 4 Direction Control Register	00 <sub>H</sub>
DP6	b	FFCE <sub>H</sub>		E7 <sub>H</sub>	Port 6 Direction Control Register	00 <sub>H</sub>
DPP0		FE00 <sub>H</sub>		00 <sub>H</sub>	CPU Data Page Pointer 0 Register (10 bits)	0000 <sub>H</sub>
DPP1		FE02 <sub>H</sub>		01 <sub>H</sub>	CPU Data Page Pointer 1 Reg. (10 bits)	0001 <sub>H</sub>
DPP2		FE04 <sub>H</sub>		02 <sub>H</sub>	CPU Data Page Pointer 2 Reg. (10 bits)	0002 <sub>H</sub>
DPP3		FE06 <sub>H</sub>		03 <sub>H</sub>	CPU Data Page Pointer 3 Reg. (10 bits)	0003 <sub>H</sub>
EXICON	b	F1C0 <sub>H</sub>	Ε	E0 <sub>H</sub>	External Interrupt Control Register	0000 <sub>H</sub>
ICADR		ED06 <sub>H</sub>	X		I <sup>2</sup> C Address Register	0XXX <sub>H</sub>
ICCFG		ED00 <sub>H</sub>	X		I <sup>2</sup> C Configuration Register	XX00 <sub>H</sub>
ICCON		ED02 <sub>H</sub>	X		I <sup>2</sup> C Control Register	0000 <sub>H</sub>
ICRTB		ED08 <sub>H</sub>	X		I <sup>2</sup> C Receive/Transmit Buffer	$XX_H$
ICST		ED04 <sub>H</sub>	X		I <sup>2</sup> C Status Register	0000 <sub>H</sub>
IDCHIP		F07C <sub>H</sub>	Ε	3E <sub>H</sub>	Identifier	09XX <sub>H</sub>
IDMANUF		F07E <sub>H</sub>	Ε	3F <sub>H</sub>	Identifier	1820 <sub>H</sub>
IDMEM		F07A <sub>H</sub>	Ε	3D <sub>H</sub>	Identifier	0000 <sub>H</sub>



Table 5 C161PI Registers, Ordered by Name (continued)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
IDPROG		F078 <sub>H</sub>	Ε	3C <sub>H</sub>	Identifier	0000 <sub>H</sub>
ISNC	b	F1DE <sub>H</sub>	Ε	EF <sub>H</sub>	Interrupt Subnode Control Register	0000 <sub>H</sub>
MDC	b	FF0E <sub>H</sub>		87 <sub>H</sub>	CPU Multiply Divide Control Register	0000 <sub>H</sub>
MDH		FE0C <sub>H</sub>		06 <sub>H</sub>	CPU Multiply Divide Reg. – High Word	0000 <sub>H</sub>
MDL		FE0E <sub>H</sub>		07 <sub>H</sub>	CPU Multiply Divide Reg. – Low Word	0000 <sub>H</sub>
ODP2	b	F1C2 <sub>H</sub>	Ε	E1 <sub>H</sub>	Port 2 Open Drain Control Register	0000 <sub>H</sub>
ODP3	b	F1C6 <sub>H</sub>	Ε	E3 <sub>H</sub>	Port 3 Open Drain Control Register	0000 <sub>H</sub>
ODP6	b	F1CE <sub>H</sub>	Ε	E7 <sub>H</sub>	Port 6 Open Drain Control Register	00 <sub>H</sub>
ONES	b	FF1E <sub>H</sub>		8F <sub>H</sub>	Constant Value 1's Register (read only)	FFFF <sub>H</sub>
P0L	b	FF00 <sub>H</sub>		80 <sub>H</sub>	Port 0 Low Reg. (Lower half of PORT0)	00 <sub>H</sub>
РОН	b	FF02 <sub>H</sub>		81 <sub>H</sub>	Port 0 High Reg. (Upper half of PORT0)	00 <sub>H</sub>
P1L	b	FF04 <sub>H</sub>		82 <sub>H</sub>	Port 1 Low Reg. (Lower half of PORT1)	00 <sub>H</sub>
P1H	b	FF06 <sub>H</sub>		83 <sub>H</sub>	Port 1 High Reg. (Upper half of PORT1)	00 <sub>H</sub>
P2	b	FFC0 <sub>H</sub>		E0 <sub>H</sub>	Port 2 Register	0000 <sub>H</sub>
P3	b	FFC4 <sub>H</sub>		E2 <sub>H</sub>	Port 3 Register	0000 <sub>H</sub>
P4	b	FFC8 <sub>H</sub>		E4 <sub>H</sub>	Port 4 Register (7 bits)	00 <sub>H</sub>
P5	b	FFA2 <sub>H</sub>		D1 <sub>H</sub>	Port 5 Register (read only)	$XXXX_H$
P5DIDIS	b	FFA4 <sub>H</sub>		D2 <sub>H</sub>	Port 5 Digital Input Disable Register	0000 <sub>H</sub>
P6	b	$FFCC_H$		E6 <sub>H</sub>	Port 6 Register (8 bits)	00 <sub>H</sub>
PECC0		FEC0 <sub>H</sub>		60 <sub>H</sub>	PEC Channel 0 Control Register	0000 <sub>H</sub>
PECC1		FEC2 <sub>H</sub>		61 <sub>H</sub>	PEC Channel 1 Control Register	0000 <sub>H</sub>
PECC2		FEC4 <sub>H</sub>		62 <sub>H</sub>	PEC Channel 2 Control Register	0000 <sub>H</sub>
PECC3		FEC6 <sub>H</sub>		63 <sub>H</sub>	PEC Channel 3 Control Register	0000 <sub>H</sub>
PECC4		FEC8 <sub>H</sub>		64 <sub>H</sub>	PEC Channel 4 Control Register	0000 <sub>H</sub>
PECC5		FECA <sub>H</sub>		65 <sub>H</sub>	PEC Channel 5 Control Register	0000 <sub>H</sub>
PECC6		FECC <sub>H</sub>		66 <sub>H</sub>	PEC Channel 6 Control Register	0000 <sub>H</sub>
PECC7		FECE <sub>H</sub>		67 <sub>H</sub>	PEC Channel 7 Control Register	0000 <sub>H</sub>
PSW	b	FF10 <sub>H</sub>		88 <sub>H</sub>	CPU Program Status Word	0000 <sub>H</sub>
PDCR		F0AA <sub>H</sub>	Ε	55 <sub>H</sub>	Pin Driver Control Register	0000 <sub>H</sub>
RP0H	b	F108 <sub>H</sub>	Е	84 <sub>H</sub>	System Startup Config. Reg. (Rd. only)	$XX_H$



Table 5 C161PI Registers, Ordered by Name (continued)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
RTCH		F0D6 <sub>H</sub>	Ε	6B <sub>H</sub>	RTC High Register	no
RTCL		F0D4 <sub>H</sub>	Ε	6A <sub>H</sub>	RTC Low Register	no
S0BG		FEB4 <sub>H</sub>		5A <sub>H</sub>	Serial Channel 0 Baud Rate Generator Reload Register	0000 <sub>H</sub>
S0CON	b	FFB0 <sub>H</sub>		D8 <sub>H</sub>	Serial Channel 0 Control Register	0000 <sub>H</sub>
S0EIC	b	FF70 <sub>H</sub>		B8 <sub>H</sub>	Serial Channel 0 Error Interrupt Control Register	0000 <sub>H</sub>
S0RBUF		FEB2 <sub>H</sub>		59 <sub>H</sub>	Serial Channel 0 Receive Buffer Reg. (read only)	XXXX <sub>H</sub>
SORIC	b	FF6E <sub>H</sub>		B7 <sub>H</sub>	Serial Channel 0 Receive Interrupt Control Register	0000 <sub>H</sub>
S0TBIC	b	F19C <sub>H</sub>	Ε	CE <sub>H</sub>	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 <sub>H</sub>
S0TBUF		FEB0 <sub>H</sub>		58 <sub>H</sub>	Serial Channel 0 Transmit Buffer Reg. (write only)	0000 <sub>H</sub>
S0TIC	b	FF6C <sub>H</sub>		B6 <sub>H</sub>	Serial Channel 0 Transmit Interrupt Control Register	0000 <sub>H</sub>
SP		FE12 <sub>H</sub>		09 <sub>H</sub>	CPU System Stack Pointer Register	FC00 <sub>H</sub>
SSCBR		F0B4 <sub>H</sub>	Ε	5A <sub>H</sub>	SSC Baudrate Register	0000 <sub>H</sub>
SSCCON	b	FFB2 <sub>H</sub>		D9 <sub>H</sub>	SSC Control Register	0000 <sub>H</sub>
SSCEIC	b	FF76 <sub>H</sub>		BB <sub>H</sub>	SSC Error Interrupt Control Register	0000 <sub>H</sub>
SSCRB		F0B2 <sub>H</sub>	Ε	59 <sub>H</sub>	SSC Receive Buffer	$XXXX_H$
SSCRIC	b	FF74 <sub>H</sub>		BA <sub>H</sub>	SSC Receive Interrupt Control Register	0000 <sub>H</sub>
SSCTB		F0B0 <sub>H</sub>	Ε	58 <sub>H</sub>	SSC Transmit Buffer	0000 <sub>H</sub>
SSCTIC	b	FF72 <sub>H</sub>		B9 <sub>H</sub>	SSC Transmit Interrupt Control Register	0000 <sub>H</sub>
STKOV		FE14 <sub>H</sub>		0A <sub>H</sub>	CPU Stack Overflow Pointer Register	FA00 <sub>H</sub>
STKUN		FE16 <sub>H</sub>		0B <sub>H</sub>	CPU Stack Underflow Pointer Register	FC00 <sub>H</sub>
SYSCON	b	FF12 <sub>H</sub>		89 <sub>H</sub>	CPU System Configuration Register	1) 0xx0 <sub>H</sub>
SYSCON2	b	F1D0 <sub>H</sub>	Ε	E8 <sub>H</sub>	CPU System Configuration Register 2	0000 <sub>H</sub>
SYSCON3	b	F1D4 <sub>H</sub>	Ε	EA <sub>H</sub>	CPU System Configuration Register 3	0000 <sub>H</sub>
T14		F0D2 <sub>H</sub>	Ε	69 <sub>H</sub>	RTC Timer 14 Register	no



Table 5 C161PI Registers, Ordered by Name (continued)

Name		Physical Address	8-Bit Addr.	Description	Reset Value
T14REL		F0D0 <sub>H</sub> <b>E</b>	68 <sub>H</sub>	RTC Timer 14 Reload Register	no
T2		FE40 <sub>H</sub>	20 <sub>H</sub>	GPT1 Timer 2 Register	0000 <sub>H</sub>
T2CON	b	FF40 <sub>H</sub>	A0 <sub>H</sub>	GPT1 Timer 2 Control Register	0000 <sub>H</sub>
T2IC	b	FF60 <sub>H</sub>	B0 <sub>H</sub>	GPT1 Timer 2 Interrupt Control Register	0000 <sub>H</sub>
T3		FE42 <sub>H</sub>	21 <sub>H</sub>	GPT1 Timer 3 Register	0000 <sub>H</sub>
T3CON	b	FF42 <sub>H</sub>	A1 <sub>H</sub>	GPT1 Timer 3 Control Register	0000 <sub>H</sub>
T3IC	b	FF62 <sub>H</sub>	B1 <sub>H</sub>	GPT1 Timer 3 Interrupt Control Register	0000 <sub>H</sub>
T4		FE44 <sub>H</sub>	22 <sub>H</sub>	GPT1 Timer 4 Register	0000 <sub>H</sub>
T4CON	b	FF44 <sub>H</sub>	A2 <sub>H</sub>	GPT1 Timer 4 Control Register	0000 <sub>H</sub>
T4IC	b	FF64 <sub>H</sub>	B2 <sub>H</sub>	GPT1 Timer 4 Interrupt Control Register	0000 <sub>H</sub>
T5		FE46 <sub>H</sub>	23 <sub>H</sub>	GPT2 Timer 5 Register	0000 <sub>H</sub>
T5CON	b	FF46 <sub>H</sub>	A3 <sub>H</sub>	GPT2 Timer 5 Control Register	0000 <sub>H</sub>
T5IC	b	FF66 <sub>H</sub>	B3 <sub>H</sub>	GPT2 Timer 5 Interrupt Control Register	0000 <sub>H</sub>
T6		FE48 <sub>H</sub>	24 <sub>H</sub>	GPT2 Timer 6 Register	0000 <sub>H</sub>
T6CON	b	FF48 <sub>H</sub>	A4 <sub>H</sub>	GPT2 Timer 6 Control Register	0000 <sub>H</sub>
T6IC	b	FF68 <sub>H</sub>	B4 <sub>H</sub>	GPT2 Timer 6 Interrupt Control Register	0000 <sub>H</sub>
TFR	b	FFAC <sub>H</sub>	D6 <sub>H</sub>	Trap Flag Register	0000 <sub>H</sub>
WDT		FEAE <sub>H</sub>	57 <sub>H</sub>	Watchdog Timer Register (read only)	0000 <sub>H</sub>
WDTCON		FFAE <sub>H</sub>	D7 <sub>H</sub>	Watchdog Timer Control Register	<sup>2)</sup> 00xx <sub>H</sub>
XP0IC	b	F186 <sub>H</sub> <b>E</b>	C3 <sub>H</sub>	I <sup>2</sup> C Data Interrupt Control Register	0000 <sub>H</sub>
XP1IC	b	F18E <sub>H</sub> <b>E</b>	C7 <sub>H</sub>	I <sup>2</sup> C Protocol Interrupt Control Register	0000 <sub>H</sub>
XP2IC	b	F196 <sub>H</sub> <b>E</b>	CB <sub>H</sub>	X-Peripheral 2 Interrupt Control Register	0000 <sub>H</sub>
XP3IC	b	F19E <sub>H</sub> <b>E</b>	CF <sub>H</sub>	RTC Interrupt Control Register	0000 <sub>H</sub>
ZEROS	b	FF1C <sub>H</sub>	8E <sub>H</sub>	Constant Value 0's Register (read only)	0000 <sub>H</sub>

<sup>1)</sup> The system configuration is selected during reset.

<sup>2)</sup> The reset value depends on the indicated reset source.



## **Absolute Maximum Ratings**

Table 6 Absolute Maximum Rating Parameters

Parameter	Symbol Limit V		Values	Unit	Notes
		min.	max.		
Storage temperature	$T_{ST}$	-65	150	°C	
oltage on $V_{\rm DD}$ pins with spect to ground ( $V_{\rm SS}$ )	$V_{DD}$	-0.5	6.5	V	
oltage on any pin with spect to ground $(V_{\rm SS})$	$V_{IN}$	-0.5	V <sub>DD</sub> +0.5	V	
out current on any pin Iring overload condition		-10	10	mA	
solute sum of all input rrents during overload ndition		-	100	mA	
ower dissipation	$P_{DISS}$	-	1.5	W	

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions  $(V_{\rm IN}>V_{\rm DD})$  or  $V_{\rm IN}<V_{\rm SS}$  the voltage on  $V_{\rm DD}$  pins with respect to ground  $(V_{\rm SS})$  must not exceed the values defined by the absolute maximum ratings.



### **Operating Conditions**

The following operating conditions must not be exceeded in order to ensure correct operation of the C161PI. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

**Table 7** Operating Condition Parameters

Parameter	Symbol	Limit	Values	Unit	Notes	
		min.	max.			
Standard digital supply voltage	$V_{DD}$	4.5	5.5	V	Active mode, $f_{\text{CPUmax}} = 25 \text{ MHz}$	
		2.5 1)	5.5	V	PowerDown mode	
Reduced digital supply voltage	$V_{DD}$	3.0	3.6	V	Active mode, $f_{\text{CPUmax}} = 20 \text{ MHz}$	
		2.5 1)	3.6	V	PowerDown mode	
Digital ground voltage	$V_{SS}$		0	V	Reference voltage	
Overload current	$I_{OV}$	-	±5	mA	Per pin <sup>2) 3)</sup>	
Absolute sum of overload currents	$\Sigma  I_{OV} $	-	50	mA	3)	
External Load Capacitance	$C_{L}$	-	100	pF	Pin drivers in fast edge mode (PDCR.BIPEC = '0')	
		-	50	pF	Pin drivers in reduced edge mode (PDCR.BIPEC = '1') 3)	
Ambient temperature	$T_{A}$	0	70	°C	SAB-C161PI	
		-40	85	°C	SAF-C161PI	
		-40	125	°C	SAK-C161PI	

<sup>1)</sup> Output voltages and output currents will be reduced when  $V_{\rm DD}$  leaves the range defined for active mode.

<sup>2)</sup> Overload conditions occur if the standard operatings conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e.  $V_{\rm OV} > V_{\rm DD} + 0.5 \rm V$  or  $V_{\rm OV} < V_{\rm SS} - 0.5 \rm V$ ). The absolute sum of input overload currents on all port pins may not exceed **50 mA**. The supply voltage must remain within the specified limits.

<sup>3)</sup> Not 100% tested, guaranteed by design characterization.



### **Parameter Interpretation**

The parameters listed in the following partly represent the characteristics of the C161PI and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

#### CC (Controller Characteristics):

The logic of the C161PI will provide signals with the respective timing characteristics.

#### **SR** (System Requirement):

The external system must provide signals with the respective timing characteristics to the C161PI.

## **DC Characteristics (Standard Supply Voltage Range)**

(Operating Conditions apply)

Parameter	Symbol	Limit '	Values	Unit	<b>Test Condition</b>
		min.	max.		
Input low voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7	$V_{\rm IL1}$ SR	- 0.5	0.3 V <sub>DD</sub>	V	_
Input low voltage (TTL)	V <sub>IL</sub> SR	- 0.5	0.2 V <sub>DD</sub> - 0.1	V	_
Input low voltage (Special Threshold)	$V_{ILS}$ SR	- 0.5	2.0	V	_
Input high voltage RSTIN	V <sub>IH1</sub> SR	0.6 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_
Input high voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7	$V_{\mathrm{IH2}}$ SR	0.7 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_
Input high voltage (TTL)	V <sub>IH</sub> SR	0.2 V <sub>DD</sub> + 0.9	V <sub>DD</sub> + 0.5	V	_
Input high voltage (Special Threshold)	$V_{IHS}$ SR	0.8 V <sub>DD</sub> - 0.2	V <sub>DD</sub> + 0.5	V	_
Input Hysteresis (Special Threshold)	HYS	400	_	mV	_
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OL</sub> CC	_	0.45	V	$I_{\rm OL}$ = 2.4 mA
Output low voltage (P3.0, P3.1, P6.5, P6.6, P6.7)	$V_{OL2}CC$	_	0.4	V	$I_{\rm OL2}$ = 3 mA



# **DC Characteristics (Standard Supply Voltage Range)** (continued) (Operating Conditions apply)

Parameter	Symbol	Limit '	Values	Unit	<b>Test Condition</b>	
		min.	max.			
Output low voltage (all other outputs)	V <sub>OL1</sub> CC	_	0.45	V	$I_{\rm OL}$ = 1.6 mA	
Output high voltage 1) (PORT0, PORT1, Port 4, ALE,	V <sub>OH</sub> CC	2.4	_	V	$I_{\rm OH}$ = -2.4 mA	
RD, WR, BHE, CLKOUT, RSTOUT)		0.9 V <sub>DD</sub>	_	V	$I_{\rm OH}$ = -0.5 mA	
Output high voltage 1)	V <sub>OH1</sub> CC	2.4	_	V	$I_{\rm OH}$ = -1.6 mA	
(all other outputs)		0.9 V <sub>DD</sub>	_	V	$I_{\rm OH}$ = -0.5 mA	
Input leakage current (Port 5)	$I_{\rm OZ1}$ CC	_	±200	nA	$0.45 \text{V} < V_{\text{IN}} < V_{\text{DD}}$	
Input leakage current (all other)	$I_{\rm OZ2}$ CC	_	±500	nA	$0.45 \text{V} < V_{\text{IN}} < V_{\text{DD}}$	
RSTIN inactive current 2)	$I_{RSTH}^{}}$	_	-10	μΑ	$V_{IN} = V_{IH1}$	
RSTIN active current 2)	$I_{RSTL}^{4)}$	-100	_	μΑ	$V_{IN} = V_{IL}$	
Read/Write inactive current 5)	$I_{\rm RWH}^{3)}$	_	-40	μΑ	V <sub>OUT</sub> = 2.4 V	
Read/Write active current 5)	$I_{\rm RWL}$ <sup>4)</sup>	-500	_	μΑ	$V_{OUT} = V_{OLmax}$	
ALE inactive current 5)	$I_{ALEL}^{}3)}$	_	40	μΑ	$V_{OUT} = V_{OLmax}$	
ALE active current 5)	$I_{ALEH}^{\ \ 4)}$	500	_	μΑ	V <sub>OUT</sub> = 2.4 V	
Port 6 inactive current 5)	$I_{\rm P6H}^{~~3)}$	_	-40	μΑ	V <sub>OUT</sub> = 2.4 V	
Port 6 active current 5)	$I_{P6L}^{}}}}}$	-500	_	μΑ	$V_{OUT} = V_{OL1max}$	
PORT0 configuration current 5)	$I_{POH}$ 3)	_	-10	μΑ	$V_{IN} = V_{IHmin}$	
	$I_{POL}$ 4)	-100	_	μΑ	$V_{IN} = V_{ILmax}$	
XTAL1 input current	$I_{IL}$ CC	_	±20	μΑ	$0 \text{ V} < V_{\text{IN}} < V_{\text{DD}}$	
Pin capacitance <sup>6)</sup> (digital inputs/outputs)	$C_{IO}$ CC	_	10	pF	f = 1 MHz T <sub>A</sub> = 25 °C	
Power supply current (5V active) with all peripherals active	$I_{DD5}$	_	1 + 2*f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IL2}}$ $f_{\text{CPU}}$ in [MHz] 7)	
Idle mode supply current (5V) with all peripherals active	$I_{IDX5}$	_	1 + 0.8*f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{7)}$	
Idle mode supply current (5V) with all peripherals deactivated, PLL off, SDD factor = 32	$I_{IDO5}$ 8)	_	500 + 50*f <sub>OSC</sub>	μΑ	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{OSC}} \text{ in [MHz]}^{7)}$	



# **DC Characteristics (Standard Supply Voltage Range)** (continued) (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	<b>Test Condition</b>
		min.	max.		
Power-down mode supply current (5V) with RTC running	$I_{\rm PDR5}$ 8)	_	200 + 25*f <sub>OSC</sub>	μΑ	$V_{\rm DD} = V_{\rm DDmax}$ $f_{\rm OSC}$ in [MHz] <sup>9)</sup>
Power-down mode supply current (5V) with RTC disabled	$I_{\rm PDO5}$	_	50	μΑ	$V_{\rm DD} = V_{\rm DDmax}^{9)}$

- 1) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 2) These parameters describe the  $\overline{\text{RSTIN}}$  pullup, which equals a resistance of ca. 50 to 250 K $\Omega$ .
- 3) The maximum current may be drawn while the respective signal line remains inactive.
- 4) The minimum current must be drawn in order to drive the respective signal line active.
- 5) This specification is only valid during Reset, or <u>during Hold-</u> or Adapt-mode. During Hold mode Port 6 pins are only affected, if they are used (configured) for <u>CS</u> output and the open drain function is not enabled.
- 6) Not 100% tested, guaranteed by design characterization.
- 7) The supply current is a function of the operating frequency. This dependency is illustrated in the figure below. These parameters are tested at V<sub>DDmax</sub> and maximum CPU clock with all outputs disconnected and all inputs at V<sub>IL</sub> or V<sub>IH</sub>.
  - The oscillator also contributes to the total supply current. The given values refer to the worst case, ie. I<sub>PDRmax</sub>. For lower oscillator frequencies the respective supply current can be reduced accordingly.
- 8) This parameter is determined mainly by the current consumed by the oscillator. This current, however, is influenced by the external oscillator circuitry (crystal, capacitors). The values given refer to a typical circuitry and may change in case of a not optimized external oscillator circuitry.
- 9) This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{\rm DD}$  0.1 V to  $V_{\rm DD}$ ,  $V_{\rm REF}$  = 0 V, all outputs (including pins configured as outputs) disconnected.



# **DC Characteristics (Reduced Supply Voltage Range)**

(Operating Conditions apply)

Parameter	Symbol	Limit '	Values	Unit	<b>Test Condition</b>	
		min.	max.			
Input low voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7	$V_{\rm IL1}$ SR	- 0.5	0.3 V <sub>DD</sub>	V	-	
Input low voltage (TTL)	$V_{IL}$ SR	- 0.5	8.0	V	_	
Input low voltage (Special Threshold)	$V_{ILS}$ SR	- 0.5	1.3	V	_	
Input high voltage RSTIN	V <sub>IH1</sub> SR	0.6 V <sub>DD</sub>	<i>V</i> <sub>DD</sub> + 0.5	V	_	
Input high voltage XTAL1, P3.0, P3.1, P6.5, P6.6, P6.7	$V_{\mathrm{IH2}}$ SR	0.7 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_	
Input high voltage (TTL)	V <sub>IH</sub> SR	1.8	V <sub>DD</sub> + 0.5	V	_	
Input high voltage (Special Threshold)	$V_{IHS}$ SR	0.8 V <sub>DD</sub> - 0.2	V <sub>DD</sub> + 0.5	V	_	
Input Hysteresis (Special Threshold)	HYS	250	_	mV	_	
Output low voltage (PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OL</sub> CC	_	0.45	V	$I_{\rm OL}$ = 1.6 mA	
Output low voltage P3.0, P3.1, P6.5, P6.6, P6.7	$V_{OL2}CC$	_	0.4	V	$I_{\rm OL2}$ = 1.6 mA	
Output low voltage (all other outputs)	V <sub>OL1</sub> CC	_	0.45	V	$I_{\rm OL}$ = 1.0 mA	
Output high voltage 1) (PORTO, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT, RSTOUT)	V <sub>OH</sub> CC	0.9 V <sub>DD</sub>	-	V	$I_{\mathrm{OH}}$ = -0.5 mA	
Output high voltage 1) (all other outputs)	V <sub>OH1</sub> CC	0.9 V <sub>DD</sub>	_	V	$I_{\rm OH}$ = -0.25 mA	
Input leakage current (Port 5)	$I_{\rm OZ1}$ CC	_	±200	nA	$0.45 \text{V} < V_{\text{IN}} < V_{\text{DD}}$	
Input leakage current (all other)	$I_{\rm OZ2}$ CC	_	±500	nA	$0.45 \text{V} < V_{\text{IN}} < V_{\text{DD}}$	
RSTIN inactive current <sup>2)</sup>	$I_{RSTH}^{}}$		-10	μΑ	$V_{IN} = V_{IH1}$	



# **DC Characteristics** (continued) **(Reduced Supply Voltage Range)** (Operating Conditions apply)

Parameter	Symbol	Limit	Values	Unit	<b>Test Condition</b>	
		min.	max.			
RSTIN active current 2)	$I_{RSTL}^{4)}$	-100	_	μΑ	$V_{IN} = V_{IL}$	
Read/Write inactive current 5)	$I_{\rm RWH}^{3)}$	_	-10	μΑ	$V_{OUT}$ = 2.4 V	
Read/Write active current 5)	$I_{RWL}^{}}$	-500	_	μΑ	$V_{OUT} = V_{OLmax}$	
ALE inactive current 5)	$I_{ALEL}$ 3)	_	20	μΑ	$V_{OUT} = V_{OLmax}$	
ALE active current 5)	$I_{ALEH}^{\ \ 4)}$	500	_	μΑ	$V_{OUT}$ = 2.4 V	
Port 6 inactive current 5)	$I_{P6H}^{}}$	_	-10	μΑ	$V_{OUT}$ = 2.4 V	
Port 6 active current 5)	$I_{P6L}^{}}}}}$	-500	_	μΑ	$V_{\rm OUT} = V_{\rm OL1max}$	
PORT0 configuration current 5)	$I_{POH}$ 3)	_	-5	μΑ	$V_{IN} = V_{IHmin}$	
	$I_{POL}^{}}$	-100	_	μΑ	$V_{IN} = V_{ILmax}$	
XTAL1 input current	$I_{IL}$ CC	_	±20	μΑ	$0 \ V < V_{IN} < V_{DD}$	
Pin capacitance <sup>6)</sup> (digital inputs/outputs)	$C_{IO}$ CC	_	10	pF	f= 1 MHz $T_A$ = 25 °C	
Power supply current (3V active) with all peripherals active	$I_{DD3}$	_	1 + 1.1*f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IL2}}$ $f_{\text{CPU}} \text{ in [MHz]}^{7)}$	
Idle mode supply current (3V) with all peripherals active	$I_{IDX3}$	_	1 + 0.5*f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{7)}$	
Idle mode supply current (3V) with all peripherals deactivated, PLL off, SDD factor = 32	$I_{IDO3}$ 8)	_	300 + 30*f <sub>OSC</sub>	μΑ	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{OSC}} \text{ in [MHz]}^{7)}$	
Power-down mode supply current (3V) with RTC running	$I_{\rm PDR3}$ 8)	_	100 + 10*f <sub>OSC</sub>	μΑ	$V_{\rm DD} = V_{\rm DDmax}$ $f_{\rm OSC}$ in [MHz] <sup>9)</sup>	
Power-down mode supply current (3V) with RTC disabled	$I_{PDO3}$	_	30	μΑ	$V_{\rm DD} = V_{\rm DDmax}^{9)}$	

<sup>1)</sup> This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.

<sup>2)</sup> These parameters describe the  $\overline{\text{RSTIN}}$  pullup, which equals a resistance of ca. 50 to 250 K $\Omega$ .

<sup>3)</sup> The maximum current may be drawn while the respective signal line remains inactive.

<sup>4)</sup> The minimum current must be drawn in order to drive the respective signal line active.

<sup>5)</sup> This specification is only valid during Reset, or <u>during Hold-</u> or Adapt-mode. During Hold mode Port 6 pins are only affected, if they are used (configured) for <u>CS</u> output and the open drain function is not enabled.

<sup>6)</sup> Not 100% tested, guaranteed by design characterization.



- 7) The supply current is a function of the operating frequency. This dependency is illustrated in the figure below. These parameters are tested at  $V_{\rm DDmax}$  and maximum CPU clock with all outputs disconnected and all inputs at  $V_{\rm IL}$  or  $V_{\rm IH}$ .
  - The oscillator also contributes to the total supply current. The given values refer to the worst case, ie. I<sub>PDRmax</sub>. For lower oscillator frequencies the respective supply current can be reduced accordingly.
- 8) This parameter is determined mainly by the current consumed by the oscillator. This current, however, is influenced by the external oscillator circuitry (crystal, capacitors). The values given refer to a typical circuitry and may change in case of a not optimized external oscillator circuitry.
- 9) This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{\rm DD}$  0.1 V to  $V_{\rm DD}$ ,  $V_{\rm REF}$  = 0 V, all outputs (including pins configured as outputs) disconnected.




Figure 9 Idle and Power Down Supply Current as a Function of Oscillator Frequency






Figure 10 Supply/Idle Current as a Function of Operating Frequency



# AC Characteristics Definition of Internal Timing

The internal operation of the C161PI is controlled by the internal CPU clock  $f_{CPU}$ . Both edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL" (see figure below).




Figure 11 Generation Mechanisms for the CPU Clock

The CPU clock signal  $f_{\rm CPU}$  can be generated from the oscillator clock signal  $f_{\rm OSC}$  via different mechanisms. The duration of TCLs and their variation (and also the derived external timing) depends on the used mechanism to generate  $f_{\rm CPU}$ . This influence must be regarded when calculating the timings for the C161PI.

Note: The example for PLL operation shown in the fig. above refers to a PLL factor of 4.

The used mechanism to generate the CPU clock is selected during reset via the logic levels on pins P0.15-13 (P0H.7-5).

The table below associates the combinations of these three bits with the respective clock generation mode.



P0.15-13 (P0H.7-5)	CPU Frequency $f_{CPU} = f_{OSC} * F$	External Clock Input Range <sup>1)</sup>	Notes
1 1 1	$f_{\rm OSC}$ * 4	2.5 to 6.25 MHz	Default configuration
1 1 0	f <sub>OSC</sub> * 3	3.33 to 8.33 MHz	
1 0 1	f <sub>osc</sub> * 2	5 to 12.5 MHz	
1 0 0	f <sub>OSC</sub> * 5	2 to 5 MHz	
0 1 1	f <sub>osc</sub> * 1	1 to 25 MHz	Direct drive <sup>2)</sup>
0 1 0	f <sub>OSC</sub> * 1.5	6.66 to 16.6 MHz	
0 0 1	$f_{\rm OSC}$ / 2	2 to 50 MHz	CPU clock via prescaler
0 0 0	f <sub>OSC</sub> * 2.5	4 to 10 MHz	

<sup>1)</sup> The external clock input range refers to a CPU clock range of 10...25 MHz.

#### **Prescaler Operation**

When pins P0.15-13 (P0H.7-5) equal 001<sub>B</sub> during reset the CPU clock is derived from the internal oscillator (input clock signal) by a 2:1 prescaler.

The frequency of  $f_{\rm CPU}$  is half the frequency of  $f_{\rm OSC}$  and the high and low time of  $f_{\rm CPU}$  (i.e. the duration of an individual TCL) is defined by the period of the input clock  $f_{\rm OSC}$ .

The timings listed in the AC Characteristics that refer to TCLs therefore can be calculated using the period of  $f_{\rm OSC}$  for any TCL.

#### Phase Locked Loop

For all combinations of pins P0.15-13 (P0H.7-5) except for  $001_B$  and  $011_B$  the on-chip phase locked loop is enabled and provides the CPU clock (see table above). The PLL multiplies the input frequency by the factor **F** which is selected via the combination of pins P0.15-13 (i.e.  $f_{\text{CPU}} = f_{\text{OSC}}$  \* **F**). With every **F**'th transition of  $f_{\text{OSC}}$  the PLL circuit synchronizes the CPU clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock frequency does not change abruptly.

Due to this adaptation to the input clock the frequency of  $f_{\rm CPU}$  is constantly adjusted so it is locked to  $f_{\rm OSC}$ . The slight variation causes a jitter of  $f_{\rm CPU}$  which also effects the duration of individual TCLs.

<sup>2)</sup> The maximum frequency depends on the duty cycle of the external clock signal.



The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances.

The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so it corresponds to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula and figure below).

For a period of N \* TCL the minimum value is computed using the corresponding deviation  $D_N$ :

$$(N*TCL)_{min} = N*TCL_{NOM} - D_N$$
  $D_N [ns] = \pm (13.3 + N*6.3) / f_{CPU} [MHz],$  where  $N = number of consecutive TCLs$  and  $1 \le N \le 40$ .

So for a period of 3 TCLs @ 25 MHz (i.e. N = 3):  $D_3 = (13.3 + 3 * 6.3) / 25 = 1.288$  ns, and  $(3TCL)_{min} = 3TCL_{NOM} - 1.288$  ns = 58.7 ns (@  $f_{CPU} = 25$  MHz).

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is neglectible.

Note: For all periods longer than 40 TCL the N=40 value can be used (see figure below).




Figure 12 Approximated Maximum Accumulated PLL Jitter



#### **Direct Drive**

When pins P0.15-13 (P0H.7-5) equal 011<sub>B</sub> during reset the on-chip phase locked loop is disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal.

The frequency of  $f_{\rm CPU}$  directly follows the frequency of  $f_{\rm OSC}$  so the high and low time of  $f_{\rm CPU}$  (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock  $f_{\rm OSC}$ .

The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. This minimum value can be calculated via the following formula:

$$TCL_{min} = 1/f_{OSC} * DC_{min}$$
 (DC = duty cycle)

For two consecutive TCLs the deviation caused by the duty cycle of  $f_{\rm OSC}$  is compensated so the duration of 2TCL is always  $1/f_{\rm OSC}$ . The minimum value TCL<sub>min</sub> therefore has to be used only once for timings that require an odd number of TCLs (1,3,...). Timings that require an even number of TCLs (2,4,...) may use the formula 2TCL =  $1/f_{\rm OSC}$ .

Note: The address float timings in Multiplexed bus mode ( $t_{11}$  and  $t_{45}$ ) use the maximum duration of TCL (TCL<sub>max</sub> = 1/ $f_{OSC}$  \* DC<sub>max</sub>) instead of TCL<sub>min</sub>.



## **External Clock Drive XTAL1 (Standard Supply Voltage Range)**

(Operating Conditions apply)

Parameter	Symbol		Direct Drive 1:1		Prescaler 2:1		PLL 1:N		Unit
			min.	max.	min.	max.	min.	max.	
Oscillator period	$t_{OS}$	cSR	40	_	20	_	60 <sup>1)</sup>	500 <sup>1)</sup>	ns
High time <sup>2)</sup>	$t_1$	SR	20 <sup>3)</sup>	_	6	_	10	_	ns
Low time <sup>2)</sup>	$t_2$	SR	20 <sup>3)</sup>	_	6	_	10	_	ns
Rise time <sup>2)</sup>	$t_3$	SR	_	10	_	6	_	10	ns
Fall time <sup>2)</sup>	$t_4$	SR	-	10	_	6	_	10	ns

<sup>1)</sup> The minimum and maximum oscillator periods for PLL operation depend on the selected CPU clock generation mode. Please see respective table above.

#### **AC Characteristics**

# External Clock Drive XTAL1 (Reduced Supply Voltage Range)

(Operating Conditions apply)

Parameter	Symbol		Direct Drive 1:1		Prescaler 2:1		PLL 1:N		Unit
			min.	max.	min.	max.	min.	max.	
Oscillator period	$t_{OS}$	cSR	50	_	25	_	60 <sup>1)</sup>	500 <sup>1)</sup>	ns
High time <sup>2)</sup>	$t_1$	SR	25 <sup>3)</sup>	_	8	_	10	_	ns
Low time <sup>2)</sup>	$t_2$	SR	25 <sup>3)</sup>	_	8	_	10	_	ns
Rise time <sup>2)</sup>	$t_3$	SR	_	10	_	6	_	10	ns
Fall time 2)	$t_4$	SR	_	10	_	6	_	10	ns

<sup>1)</sup> The minimum and maximum oscillator periods for PLL operation depend on the selected CPU clock generation mode. Please see respective table above.

<sup>2)</sup> The clock input signal must reach the defined levels  $V_{\rm IL}$  and  $V_{\rm IH2}$ .

<sup>3)</sup> The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency ( $f_{CPU}$ ) in direct drive mode depends on the duty cycle of the clock input signal.

<sup>2)</sup> The clock input signal must reach the defined levels  $V_{\rm IL}$  and  $V_{\rm IH2}$ .

<sup>3)</sup> The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency ( $f_{CPU}$ ) in direct drive mode depends on the duty cycle of the clock input signal.






Figure 13 External Clock Drive XTAL1

Note: The main oscillator is optimized for oscillation with a crystal within a frequency range of 4...16 MHz. When driven by an external clock signal it will accept the specified frequency range. Operation at lower input frequencies is possible but is guaranteed by design only (not 100% tested).

It is strongly recommended to measure the oscillation allowance (or margin) in the final target system (layout) to determine the optimum parameters for the oscillator operation.



#### A/D Converter Characteristics

(Operating Conditions apply)

4.0V (2.6V)  $\leq V_{\rm AREF} \leq V_{\rm DD}$  + 0.1V (Note the influence on TUE.)

 $V_{\mathrm{SS}}$  -  $0.1\mathrm{V} \leq V_{\mathrm{AGND}} \leq V_{\mathrm{SS}}$  +  $0.2\mathrm{V}$ 

Parameter	Symbol	Limit	Values	Unit	<b>Test Condition</b>	
		min.	max.			
Analog input voltage range	$V_{AIN}$ SR	$V_{AGND}$	$V_{AREF}$	V	1)	
Basic clock frequency	$f_{BC}$	0.5	6.25	MHz	2)	
Conversion time	t <sub>C</sub> CC	_	$40 t_{BC} + t_{S} + 2t_{CPU}$		$t_{\text{CPU}} = 1 / f_{\text{CPU}}$	
Total unadjusted error	TUE CC	_	± 2	LSB	$V_{AREF} \ge 4.0 \ V^{5}$	
	4)	_	± 4	LSB	$V_{AREF} \ge 2.6 \ V$	
Internal resistance of reference voltage source	R <sub>AREF</sub> SR	_	t <sub>BC</sub> / 60 - 0.25	kΩ	t <sub>BC</sub> in [ns] <sup>6) 7)</sup>	
Internal resistance of analog source	$R_{ASRC}SR$	_	<i>t</i> <sub>S</sub> / 450 - 0.25	kΩ	t <sub>S</sub> in [ns] <sup>7) 8)</sup>	
ADC input capacitance	$C_{AIN}$ CC	_	33	pF	7)	

- 1)  $V_{\text{AIN}}$  may exceed  $V_{\text{AGND}}$  or  $V_{\text{AREF}}$  up to the absolute maximum ratings. However, the conversion result in these cases will be X000<sub>H</sub> or X3FF<sub>H</sub>, respectively.
- 2) The limit values for  $f_{\rm BC}$  must not be exceeded when selecting the CPU frequency and the ADCTC setting.
- 3) This parameter includes the sample time  $t_{\rm S}$ , the time for determining the digital result and the time to load the result register with the conversion result.
  - Values for the basic clock  $t_{\rm BC}$  depend on the conversion time programming.
  - This parameter depends on the ADC control logic. It is not a real maximum value, but rather a fixum.
- 4) TUE is tested at  $V_{\text{AREF}}$ =5.0V (3.3V),  $V_{\text{AGND}}$ =0V,  $V_{\text{DD}}$ =4.9V (3.2V). It is guaranteed by design for all other voltages within the defined voltage range.
  - The specified TUE is guaranteed only if an overload condition (see  $I_{\rm OV}$  specification) occurs on maximum 2 not selected analog input pins and the absolute sum of input overload currents on all analog input pins does not exceed 10 mA.
  - During the reset calibration sequence the maximum TUE may be ±4 LSB (±8 LSB @ 3V).
- 5) This case is not applicable for the reduced supply voltage range.
- 6) During the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference voltage source must allow the capacitance to reach its respective voltage level within each conversion step. The maximum internal resistance results from the programmed conversion timing.
- 7) Not 100% tested, guaranteed by design.
- 8) During the sample time the input capacitance  $C_1$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_S$ . After the end of the sample time  $t_S$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample time  $t_S$  depend on programming and can be taken from the table below.



Sample time and conversion time of the C161PI's A/D Converter are programmable. The table below should be used to calculate the above timings.

The limit values for  $f_{\rm BC}$  must not be exceeded when selecting ADCTC.

 Table 9
 A/D Converter Computation Table

ADCON.15 14 (ADCTC)	A/D Converter Basic clock $f_{\rm BC}$	ADCON.13 12 (ADSTC)	Sample time $t_{\rm S}$
00	$f_{CPU}$ / 4	00	t <sub>BC</sub> * 8
01	f <sub>CPU</sub> / 2	01	t <sub>BC</sub> * 16
10	$f_{CPU}$ / 16	10	t <sub>BC</sub> * 32
11	f <sub>CPU</sub> / 8	11	t <sub>BC</sub> * 64

## Converter Timing Example:

Assumptions:  $f_{CPU} = 25 \text{ MHz}$  (i.e.  $t_{CPU} = 40 \text{ ns}$ ), ADCTC = '00', ADSTC = '00'.

Basic clock  $f_{BC} = f_{CPU} / 4 = 6.25$  MHz, i.e.  $t_{BC} = 160$  ns.

Sample time  $t_{S} = t_{BC} * 8 = 1280 \text{ ns.}$ 

Conversion time  $t_{\rm C} = t_{\rm S} + 40 \, t_{\rm BC} + 2 \, t_{\rm CPU} = (1280 + 6400 + 80) \, \rm ns = 7.8 \, \mu s.$ 

#### **Memory Cycle Variables**

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed.

Table 10 Memory Cycle Variables

Description	Symbol	Values
ALE Extension	$t_{A}$	TCL * <alectl></alectl>
Memory Cycle Time Waitstates	$t_{C}$	2TCL * (15 - <mctc>)</mctc>
Memory Tristate Time	$t_{F}$	2TCL * (1 - <mttc>)</mttc>



## **Testing Waveforms**




Figure 14 Input Output Waveforms




Figure 15 Float Waveforms



# **Multiplexed Bus (Standard Supply Voltage Range)**

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Syı	nbol		PU Clock MHz	Variable ( 1 / 2TCL =	Unit	
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$4 + t_A$	_	TCL - 16 + t <sub>A</sub>	_	ns
Address hold after ALE	<i>t</i> <sub>7</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (with RW-delay)	<i>t</i> <sub>8</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (no RW-delay)	<i>t</i> <sub>9</sub>	CC	-10 + t <sub>A</sub>	_	-10 + t <sub>A</sub>	_	ns
Address float after RD, WR (with RW-delay)	t <sub>10</sub>	CC	_	6	_	6	ns
Address float after RD, WR (no RW-delay)	t <sub>11</sub>	CC	_	26	_	TCL + 6	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	<i>t</i> <sub>13</sub>	CC	50 + t <sub>C</sub>	_	3TCL- 10+ <i>t</i> <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	40 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	ns
ALE low to valid data in	t <sub>16</sub>	SR	_	40 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 20 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	50 + 2t <sub>A</sub> + t <sub>C</sub>	_	4TCL - 30 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	t <sub>18</sub>	SR	0	_	0	_	ns
Data float after RD	<i>t</i> <sub>19</sub>	SR	_	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	ns



# Multiplexed Bus (Standard Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter		nbol	Max. CPU Clock = 25 MHz		Variable ( 1 / 2TCL =	Unit	
			min.	max.	min.	max.	
Data valid to WR	t <sub>22</sub>	CC	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>23</sub>	CC	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
ALE rising edge after RD, WR	t <sub>25</sub>	CC	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
Address hold after RD, WR	t <sub>27</sub>	CC	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
ALE falling edge to CS 1)	t <sub>38</sub>	CC	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In 1)	t <sub>39</sub>	SR	_	40 + t <sub>C</sub> + 2t <sub>A</sub>	_	3TCL - 20 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR 1)	t <sub>40</sub>	CC	46 + t <sub>F</sub>	_	3TCL - 14 +t <sub>F</sub>	_	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	t <sub>42</sub>	CC	16 + t <sub>A</sub>	_	TCL - 4 + t <sub>A</sub>	_	ns
ALE fall. edge to RdCS, WrCS (no RW delay)	t <sub>43</sub>	CC	$-4 + t_{A}$	_	-4 + t <sub>A</sub>	_	ns
Address float after RdCS, WrCS (with RW delay)	t <sub>44</sub>	CC	_	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	t <sub>45</sub>	CC	_	20	_	TCL	ns
RdCS to Valid Data In (with RW delay)	t <sub>46</sub>	SR	_	16 + t <sub>C</sub>	_	2TCL - 24 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW delay)	t <sub>47</sub>	SR	_	36 + t <sub>C</sub>	_	3TCL - 24 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW delay)	t <sub>48</sub>	CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW delay)	t <sub>49</sub>	CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns



## Multiplexed Bus (Standard Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol	Max. CPU Clock = 25 MHz		Variable (	Unit	
		min.	max.	min.	max.	
Data valid to WrCS	<i>t</i> <sub>50</sub> CC	26 + t <sub>C</sub>	_	2TCL - 14 + t <sub>C</sub>	_	ns
Data hold after RdCS	<i>t</i> <sub>51</sub> SR	0	_	0	_	ns
Data float after RdCS	<i>t</i> <sub>52</sub> SR	_	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	<i>t</i> <sub>54</sub> CC	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>56</sub> CC	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns

<sup>1)</sup> These parameters refer to the latched chip select signals ( $\overline{\text{CSxL}}$ ). The early chip select signals ( $\overline{\text{CSxE}}$ ) are specified together with the address and signal  $\overline{\text{BHE}}$  (see figures below).



# **Multiplexed Bus (Reduced Supply Voltage Range)**

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20 MHz CPU clock without waitstates)

Parameter	Syr	mbol		Max. CPU Clock = 20 MHz		Variable CPU Clock 1 / 2TCL = 1 to 20 MHz		
			min.	max.	min.	max.		
ALE high time	<i>t</i> <sub>5</sub>	CC	11 + t <sub>A</sub>	_	TCL - 14 + t <sub>A</sub>	_	ns	
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	5 + t <sub>A</sub>	_	TCL - 20 + t <sub>A</sub>	_	ns	
Address hold after ALE	<i>t</i> <sub>7</sub>	CC	15 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns	
ALE falling edge to RD, WR (with RW-delay)	<i>t</i> <sub>8</sub>	CC	15 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns	
ALE falling edge to RD, WR (no RW-delay)	<i>t</i> <sub>9</sub>	CC	-10 + t <sub>A</sub>	_	$-10 + t_{A}$	_	ns	
Address float after RD, WR (with RW-delay)	<i>t</i> <sub>10</sub>	CC	_	6	_	6	ns	
Address float after RD, WR (no RW-delay)	<i>t</i> <sub>11</sub>	CC	_	31	_	TCL + 6	ns	
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	34 + t <sub>C</sub>	_	2TCL - 16 + t <sub>C</sub>	_	ns	
RD, WR low time (no RW-delay)	t <sub>13</sub>	CC	59 + t <sub>C</sub>	_	3TCL - 16 + t <sub>C</sub>	_	ns	
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	22 + t <sub>C</sub>	_	2TCL - 28 + t <sub>C</sub>	ns	
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	47 + t <sub>C</sub>	_	3TCL - 28 + t <sub>C</sub>	ns	
ALE low to valid data in	t <sub>16</sub>	SR	_	49 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 30 + t <sub>A</sub> + t <sub>C</sub>	ns	
Address to valid data in	t <sub>17</sub>	SR	_	57 + 2 <i>t</i> <sub>A</sub> + <i>t</i> <sub>C</sub>	_	4TCL - 43 + 2t <sub>A</sub> + t <sub>C</sub>	ns	
Data hold after RD rising edge	<i>t</i> <sub>18</sub>	SR	0	_	0	_	ns	
Data float after RD	<i>t</i> <sub>19</sub>	SR	_	36 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	ns	



# Multiplexed Bus (Reduced Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol				Variable (	Unit	
			min.	max.	min.	max.	
Data valid to WR	t <sub>22</sub>	CC	24 + t <sub>C</sub>	_	2TCL - 26 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>23</sub>	CC	36 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
ALE rising edge after RD, WR	t <sub>25</sub>	CC	36 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
Address hold after RD, WR	t <sub>27</sub>	CC	36 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
ALE falling edge to CS 1)	t <sub>38</sub>	CC	-8 - t <sub>A</sub>	10 - t <sub>A</sub>	-8 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In 1)	t <sub>39</sub>	SR	_	47 + t <sub>C</sub> + 2t <sub>A</sub>	_	3TCL - 28 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR 1)	t <sub>40</sub>	CC	57 + t <sub>F</sub>	_	3TCL - 18 + t <sub>F</sub>	_	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	t <sub>42</sub>	CC	19 + t <sub>A</sub>	_	TCL - 6 + t <sub>A</sub>	_	ns
ALE fall. edge to RdCS, WrCS (no RW delay)	t <sub>43</sub>	CC	-6 + t <sub>A</sub>	_	-6 + t <sub>A</sub>	_	ns
Address float after RdCS, WrCS (with RW delay)	t <sub>44</sub>	CC	_	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	t <sub>45</sub>	CC	_	25	_	TCL	ns
RdCS to Valid Data In (with RW delay)	t <sub>46</sub>	SR	_	20 + t <sub>C</sub>	_	2TCL - 30 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW delay)	t <sub>47</sub>	SR	_	45 + t <sub>C</sub>	_	3TCL - 30 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW delay)	t <sub>48</sub>	CC	38 + t <sub>C</sub>	_	2TCL - 12 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW delay)	t <sub>49</sub>	CC	63 + t <sub>C</sub>	_	3TCL - 12 + t <sub>C</sub>	_	ns
Data valid to WrCS	<i>t</i> <sub>50</sub>	CC	28 + t <sub>C</sub>	_	2TCL - 22 + t <sub>C</sub>	_	ns



## Multiplexed Bus (Reduced Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (150 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol		-		Variable (	Unit	
			min.	max.	min.	max.	
Data hold after RdCS	t <sub>51</sub>	SR	0	_	0	_	ns
Data float after RdCS	t <sub>52</sub>	SR	_	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	t <sub>54</sub> (	CC	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>56</sub> (	CC	30 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns

<sup>1)</sup> These parameters refer to the latched chip select signals ( $\overline{\text{CSxL}}$ ). The early chip select signals ( $\overline{\text{CSxE}}$ ) are specified together with the address and signal  $\overline{\text{BHE}}$  (see figures below).






Figure 16 External Memory Cycle:
Multiplexed Bus, With Read/Write Delay, Normal ALE






Figure 17 External Memory Cycle:
Multiplexed Bus, With Read/Write Delay, Extended ALE






Figure 18 External Memory Cycle:
Multiplexed Bus, No Read/Write Delay, Normal ALE






Figure 19 External Memory Cycle:
Multiplexed Bus, No Read/Write Delay, Extended ALE



# **Demultiplexed Bus (Standard Supply Voltage Range)**

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter		nbol		Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		
			min.	max.	min.	max.		
ALE high time	<i>t</i> <sub>5</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns	
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$4 + t_A$	_	TCL - 16 + t <sub>A</sub>	_	ns	
ALE falling edge to RD, WR (with RW-delay)	<i>t</i> <sub>8</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns	
ALE falling edge to RD, WR (no RW-delay)	<i>t</i> <sub>9</sub>	CC	-10 + t <sub>A</sub>	_	-10 + t <sub>A</sub>	_	ns	
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns	
RD, WR low time (no RW-delay)	t <sub>13</sub>	CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns	
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	ns	
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	40 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	ns	
ALE low to valid data in	t <sub>16</sub>	SR	_	$40 + t_{A} + t_{C}$	_	3TCL - 20 + t <sub>A</sub> + t <sub>C</sub>	ns	
Address to valid data in	t <sub>17</sub>	SR	_	$50 + 2t_A + t_C$	_	4TCL - 30 + 2t <sub>A</sub> + t <sub>C</sub>	ns	
Data hold after RD rising edge	<i>t</i> <sub>18</sub>	SR	0	_	0	_	ns	
Data float after RD rising edge (with RW-delay 1)	t <sub>20</sub>	SR	_	26 + 2 <i>t</i> <sub>A</sub> + <i>t</i> <sub>F</sub>	-	2TCL - 14 + 22t <sub>A</sub> + t <sub>F</sub> 1)	ns	
Data float after RD rising edge (no RW-delay 1)	t <sub>21</sub>	SR	_	$10 + 2t_{A} + t_{F}^{1)}$	_	TCL - 10 + 22t <sub>A</sub> + t <sub>F</sub> 1)	ns	
Data valid to WR	t <sub>22</sub>	CC	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	_	ns	



# **Demultiplexed Bus (Standard Supply Voltage Range)** (continued)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 25 MHz		Variable ( 1 / 2TCL =	Unit	
			min.	max.	min.	max.	
Data hold after WR	t <sub>24</sub>	CC	10 + t <sub>F</sub>	_	TCL - 10 + t <sub>F</sub>	_	ns
ALE rising edge after RD, WR	t <sub>26</sub>	CC	-10 + t <sub>F</sub>	_	-10 + t <sub>F</sub>	_	ns
Address hold after WR 2)	t <sub>28</sub>	CC	0 + t <sub>F</sub>	_	0 + t <sub>F</sub>	_	ns
ALE falling edge to CS 3)	t <sub>38</sub>	CC	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In 3)	t <sub>39</sub>	SR	_	$40 + t_{\rm C} + 2t_{\rm A}$	_	3TCL - 20 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR 3)	t <sub>41</sub>	CC	6 + t <sub>F</sub>	_	TCL - 14 + t <sub>F</sub>	_	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub>	CC	16 + t <sub>A</sub>	_	TCL - 4 + t <sub>A</sub>	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub>	CC	-4 + t <sub>A</sub>	_	-4 + t <sub>A</sub>	_	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	_	16 + t <sub>C</sub>	_	2TCL - 24 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	_	36 + t <sub>C</sub>	_	3TCL - 24 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
Data valid to WrCS	<i>t</i> <sub>50</sub>	CC	26 + t <sub>C</sub>	_	2TCL - 14 + t <sub>C</sub>	_	ns
Data hold after RdCS	<i>t</i> <sub>51</sub>	SR	0	_	0	_	ns
Data float after RdCS (with RW-delay) 1)	t <sub>53</sub>	SR	_	20 + t <sub>F</sub>	_	2TCL - 20 + 2t <sub>A</sub> + t <sub>F</sub> 1)	ns
Data float after RdCS (no RW-delay) 1)	t <sub>68</sub>	SR	_	0 + t <sub>F</sub>	_	TCL - 20 + $2t_A + t_F^{1)}$	ns



## **Demultiplexed Bus (Standard Supply Voltage Range)** (continued)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol	Max. CPU Clock = 25 MHz		Variable (		
		min.	max.	min.	max.	-
Address hold after RdCS, WrCS	<i>t</i> <sub>55</sub> CC	-6 + t <sub>F</sub>	_	-6 + t <sub>F</sub>	_	ns
Data hold after WrCS	<i>t</i> <sub>57</sub> CC	6 + t <sub>F</sub>	_	TCL - 14 + t <sub>F</sub>	_	ns

<sup>1)</sup> RW-delay and  $t_{\rm A}$  refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

<sup>2)</sup> Read data are latched with the same clock edge that triggers the address change and the rising  $\overline{\text{RD}}$  edge. Therefore address changes before the end of  $\overline{\text{RD}}$  have no impact on read cycles.

<sup>3)</sup> These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).



# **Demultiplexed Bus (Reduced Supply Voltage Range)**

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20 MHz CPU clock without waitstates)

Parameter		nbol	Max. CPU Clock = 20 MHz		Variable CPU Clock 1 / 2TCL = 1 to 20 MHz		Unit
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	11 + t <sub>A</sub>	_	TCL - 14 + t <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	5 + t <sub>A</sub>	_	TCL - 20 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (with RW-delay)	<i>t</i> <sub>8</sub>	CC	15 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to RD, WR (no RW-delay)	<i>t</i> <sub>9</sub>	CC	$-10 + t_{A}$	_	-10 + t <sub>A</sub>	_	ns
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	34 + t <sub>C</sub>	_	2TCL - 16 + t <sub>C</sub>	_	ns
RD, WR low time (no RW-delay)	<i>t</i> <sub>13</sub>	CC	59 + t <sub>C</sub>	_	3TCL - 16 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	22 + t <sub>C</sub>	_	2TCL - 28 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	<i>t</i> <sub>15</sub>	SR	_	47 + t <sub>C</sub>	_	3TCL - 28 + t <sub>C</sub>	ns
ALE low to valid data in	<i>t</i> <sub>16</sub>	SR	_	$49 + t_{A} + t_{C}$	_	3TCL - 30 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	$57 + 2t_{A} + t_{C}$	_	4TCL - 43 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	<i>t</i> <sub>18</sub>	SR	0	_	0	_	ns
Data float after RD rising edge (with RW-delay 1)	t <sub>20</sub>	SR	_	36 + 2 <i>t</i> <sub>A</sub> + <i>t</i> <sub>F</sub>	-	2TCL - 14 + 2t <sub>A</sub> + t <sub>F</sub>	ns
Data float after RD rising edge (no RW-delay 1)	t <sub>21</sub>	SR	_	$15 + 2t_{A} + t_{F}^{1)}$	_	TCL - 10 + 2t <sub>A</sub> + t <sub>F</sub> <sup>1)</sup>	ns
Data valid to WR	t <sub>22</sub>	CC	24 + t <sub>C</sub>	_	2TCL - 26 + t <sub>C</sub>	_	ns



# **Demultiplexed Bus (Reduced Supply Voltage Range)** (continued)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20 MHz CPU clock without waitstates)

Parameter		nbol	Max. CPU Clock = 20 MHz		Variable CPU Clock 1 / 2TCL = 1 to 20 MHz		Unit
			min.	max.	min.	max.	
Data hold after WR	t <sub>24</sub>	CC	15 + t <sub>F</sub>	_	TCL - 10 + t <sub>F</sub>	_	ns
ALE rising edge after RD, WR	t <sub>26</sub>	CC	-12 + t <sub>F</sub>	_	-12 + t <sub>F</sub>	_	ns
Address hold after WR 2)	t <sub>28</sub>	CC	0 + t <sub>F</sub>	_	0 + t <sub>F</sub>	_	ns
ALE falling edge to CS 3)	t <sub>38</sub>	CC	-8 - t <sub>A</sub>	10 - t <sub>A</sub>	-8 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In 3)	t <sub>39</sub>	SR	_	$47 + t_{C} + 2t_{A}$	_	3TCL - 28 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR 3)	t <sub>41</sub>	CC	9 + t <sub>F</sub>	_	TCL - 16 + t <sub>F</sub>	_	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub>	CC	19 + t <sub>A</sub>	_	TCL - 6 + t <sub>A</sub>	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub>	CC	-6 + t <sub>A</sub>	_	-6 + t <sub>A</sub>	_	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub>	SR	_	20 + t <sub>C</sub>	_	2TCL - 30 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	t <sub>47</sub>	SR	_	45 + t <sub>C</sub>	_	3TCL - 30 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub>	CC	38 + t <sub>C</sub>	_	2TCL - 12 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub>	CC	63 + t <sub>C</sub>	_	3TCL - 12 + t <sub>C</sub>	_	ns
Data valid to WrCS	<i>t</i> <sub>50</sub>	CC	28 + t <sub>C</sub>	_	2TCL - 22 + t <sub>C</sub>	_	ns
Data hold after RdCS	t <sub>51</sub>	SR	0	_	0	_	ns
Data float after RdCS (with RW-delay) 1)	<i>t</i> <sub>53</sub>	SR	_	30 + t <sub>F</sub>	_	$2TCL - 20 + 2t_A + t_F^{1)}$	ns
Data float after RdCS (no RW-delay) 1)	t <sub>68</sub>	SR	_	5 + t <sub>F</sub>	_	TCL - 20 + 2t <sub>A</sub> + t <sub>F</sub> <sup>1)</sup>	ns



## Demultiplexed Bus (Reduced Supply Voltage Range) (continued)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (100 ns at 20 MHz CPU clock without waitstates)

Parameter	Symbol		Max. CPU Clock = 20 MHz		Variable CPU Clock 1 / 2TCL = 1 to 20 MHz	
		min.	max.	min.	max.	
Address hold after RdCS, WrCS	<i>t</i> <sub>55</sub> CC	-16 + t <sub>F</sub>	_	-16 + t <sub>F</sub>	_	ns
Data hold after WrCS	<i>t</i> <sub>57</sub> CC	9 + t <sub>F</sub>	_	TCL - 16 + t <sub>F</sub>	_	ns

<sup>1)</sup> RW-delay and  $t_{\rm A}$  refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

<sup>2)</sup> Read data are latched with the same clock edge that triggers the address change and the rising  $\overline{\text{RD}}$  edge. Therefore address changes before the end of  $\overline{\text{RD}}$  have no impact on read cycles.

<sup>3)</sup> These parameters refer to the latched chip select signals (CSxL). The early chip select signals (CSxE) are specified together with the address and signal BHE (see figures below).






Figure 20 External Memory Cycle:
Demultiplexed Bus, With Read/Write Delay, Normal ALE






Figure 21 External Memory Cycle:
Demultiplexed Bus, With Read/Write Delay, Extended ALE






Figure 22 External Memory Cycle:
Demultiplexed Bus, No Read/Write Delay, Normal ALE






Figure 23 External Memory Cycle:
Demultiplexed Bus, No Read/Write Delay, Extended ALE



# **CLKOUT and READY (Standard Supply Voltage Range)**

(Operating Conditions apply)

Parameter		nbol	Max. CPU Clock = 25 MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		Unit
			min.	max.	min.	max.	
CLKOUT cycle time	t <sub>29</sub>	CC	40	40	2TCL	2TCL	ns
CLKOUT high time	t <sub>30</sub>	CC	14	_	TCL – 6	_	ns
CLKOUT low time	t <sub>31</sub>	CC	10	_	TCL - 10	_	ns
CLKOUT rise time	t <sub>32</sub>	CC	_	4	_	4	ns
CLKOUT fall time	t <sub>33</sub>	CC	_	4	_	4	ns
CLKOUT rising edge to ALE falling edge	t <sub>34</sub>	CC	0 + t <sub>A</sub>	10 + t <sub>A</sub>	$0 + t_A$	10 + t <sub>A</sub>	ns
Synchronous READY setup time to CLKOUT	t <sub>35</sub>	SR	14	_	14	_	ns
Synchronous READY hold time after CLKOUT	t <sub>36</sub>	SR	4	_	4	_	ns
Asynchronous READY low time	t <sub>37</sub>	SR	54	_	2TCL + t <sub>58</sub>	_	ns
Asynchronous READY setup time 1)	t <sub>58</sub>	SR	14	_	14	_	ns
Asynchronous READY hold time 1)	t <sub>59</sub>	SR	4	_	4	_	ns
Async. READY hold time after RD, WR high (Demultiplexed Bus) 2)	<i>t</i> <sub>60</sub>	SR	0	$0 \\ + 2t_{A} + \\ t_{C} + t_{F}^{2)}$	0	TCL - 20 + 2t <sub>A</sub> + t <sub>C</sub> + t <sub>F</sub> <sup>2)</sup>	ns

<sup>1)</sup> These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

<sup>2)</sup> Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY.

The  $2t_{\rm A}$  and  $t_{\rm C}$  refer to the next following bus cycle,  $t_{\rm F}$  refers to the current bus cycle.

The maximum limit for  $t_{60}$  must be fulfilled if the next following bus cycle is  $\overline{\mathsf{READY}}$  controlled.



# **CLKOUT and READY** (Reduced Supply Voltage Range)

(Operating Conditions apply)

Parameter		mbol	Max. CPU Clock = 20 MHz		Variable CPU Clock 1 / 2TCL = 1 to 20 MHz		Unit
			min.	max.	min.	max.	
CLKOUT cycle time	t <sub>29</sub>	CC	40	40	2TCL	2TCL	ns
CLKOUT high time	t <sub>30</sub>	CC	15	_	TCL - 10	_	ns
CLKOUT low time	t <sub>31</sub>	CC	13	_	TCL - 12	_	ns
CLKOUT rise time	t <sub>32</sub>	CC	_	12	_	12	ns
CLKOUT fall time	t <sub>33</sub>	CC	_	8	_	8	ns
CLKOUT rising edge to ALE falling edge	t <sub>34</sub>	CC	0 + t <sub>A</sub>	8 + t <sub>A</sub>	0 + t <sub>A</sub>	8 + t <sub>A</sub>	ns
Synchronous READY setup time to CLKOUT	t <sub>35</sub>	SR	18	_	18	_	ns
Synchronous READY hold time after CLKOUT	t <sub>36</sub>	SR	4	_	4	_	ns
Asynchronous READY low time	t <sub>37</sub>	SR	68	_	2TCL + t <sub>58</sub>	_	ns
Asynchronous READY setup time 1)	t <sub>58</sub>	SR	18	_	18	_	ns
Asynchronous READY hold time 1)	t <sub>59</sub>	SR	4	_	4	_	ns
Async. READY hold time after RD, WR high (Demultiplexed Bus) 2)	t <sub>60</sub>	SR	0	$0 \\ + 2t_{A} + \\ t_{C} + t_{F}^{2)}$	0	TCL - 25 + 2t <sub>A</sub> + t <sub>C</sub> + t <sub>F</sub> <sup>2)</sup>	ns

<sup>1)</sup> These timings are given for test purposes only, in order to assure recognition at a specific clock edge.

<sup>2)</sup> Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This adds even more time for deactivating READY.

The  $2t_A$  and  $t_C$  refer to the next following bus cycle,  $t_F$  refers to the current bus cycle.

The maximum limit for  $t_{60}$  must be fulfilled if the next following bus cycle is  $\overline{\mathsf{READY}}$  controlled.






Figure 24 CLKOUT and READY

#### **Notes**

- 1) Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
- 2) The leading edge of the respective command depends on RW-delay.
- READY sampled HIGH at this sampling point generates a READY controlled waitstate,
- READY sampled LOW at this sampling point terminates the currently running bus cycle.
- 4) READY may be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).
- 5) If the Asynchronous READY signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfill t<sub>37</sub> in order to be safely synchronized. This is guaranteed, if READY is removed in reponse to the command (see Note 4).
- Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.
  - For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.
- 7) The next external bus cycle may start here.



## **Package Outlines**




Figure 25



## Package Outlines (continued)




Figure 26

### **Sorts of Packing**

Package outlines for tubes, trays, etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm



