# DALLAS SEMICONDUCTOR 

## www.dalsemi.com

## FEATURES

- Two digitally controlled 256-position potentiometers
- Serial port provides means for setting and reading both potentiometers
- Resistors can be connected in series to provide additional resolution
- Default wiper position on power up is $50 \%$
- Resistive elements are temperaturecompensated to $+20 \%$ end to end
- Two high-gain, wide bandwidth operational amplifiers
- Low power CMOS design
- Applications include analog-to-digital and digital-to-analog converters, variable oscillators, and variable gain amplifiers
- 20-pin DIP package or optional 20-pin SOIC surface mount package
- Operating temperature range
- Commercial: $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
- Resistance values:

DS1667-10: 10k 39 ohms
DS1667-50: 50k 195 ohms
DS1667-100: 100k 390 ohms
RESOLUTION

-3 dB POINT



## PIN ASSIGNMENT



20-Pin DIP (300-mil) and 20-Pin SOIC See Mech Qxawings Section

## PIN DESCRPDOON



END


same. The DS1667 also contains two high gain wide bandwidth operational amplifiers. Each amplifier has both the inverting and non-inverting inputs and the output available for user configuration. The operational amplifiers can be paired with the resistive elements to perform such functions as analog to digital conversion, digital to analog conversion, variable gain amplifiers, and variable oscillators.

## OPERATION - DIGITAL RESISTOR SECTION

The DS1667 contains two potentiometers, each of which has its wiper set by a value contained in an 8-bit register (see Figure 1). Each potentiometer consists of 256 resistors of equal yate y tap points between each resistor and at the low end.

In addition, the potentiometer can be stacked by connecting them in seriosyd that the high end of potentiometer 0 is connected to the low end of potentiometer 1 . When stamepotentiometers, the stack select bit is used to select which potentiometer wiper will appear at the stack multiplexer output (SOUT). A zero written to the stack multiplexer will connect wiper 0 to the SLT pin. This wiper will determine which of the 256 bottom taps of the stacked potentiometer is selshen a 1 is written to the stack multiplexer, wiper 1 is selected and one of the upper 256 tapstack potentiometer is presented at the SOUT pin.

## BLOCK DIAGRAM Figure 1



Information is written to and read from the wiper 0 and wiper 1 registers and the stack select bit via the 17-bit I/O shift register. The I/O shift register is serially loaded by a 3-wire serial port consisting of $\overline{\mathrm{RST}}$, DQ, and CLK. It is updated by transferring all 17 bits (Figure 2). Data can be entered into the 17 -bit shift register only when the $\overline{\mathrm{RST}}$ input is at a high level. While at a high level, the $\overline{\mathrm{RST}}$ function allows serial entry of data via the $\mathrm{D} / \mathrm{Q}$ pin. The potentiometers always maintain their previous value until $\overline{\operatorname{RST}}$ is taken to a low level, which terminates data transfer. While $\overline{\mathrm{RST}}$ input is low, the DQ and CLK inputs are ignored.

Valid data is entered into the I/O shift register while $\overline{\mathrm{RST}}$ is high on the low-to-high transition of the CLK input. Data input on the DQ pin can be changed while the clock input is high or low, but only data meeting the setup requirements will enter the shift register. Data is always entered starting with the value of the stack select bit. The next 8 bits to be entered are those specifying the wiper 1 setting. The MSB of these 8 bits is sent first. The next 8 bits to be entered are those specifying the wiper 0 setting, sent MSB first. The $17^{\text {th }}$ bit to be entered, therefore, will be the least significant bit of the wiper Seqting. If fewer than 17 bits are entered, the value of the potentiometer settings will result from the nonver of bits that were entered plus the remaining bits of the old value shifted over by the number erisp sent. If more than 17 bits are sent, only the last 17 bits are left in the shift register. Therefore, sen ther than 17 bits can produce indeterminate potentiometer settings.

As bits are entered into the shift register, the previous value is shifted out bit by bit on the cascade serial port pin (COUT). By connecting the COUT pin to the DQ pin of a sednd DS1667, multiple devices can be daisy chained together as shown in Figure 3.

When connecting multiple devices, the total number of bits is always 17 times the number of DS1667s in the daisy chain. In applications where it is desirabletr read the settings of potentiometers, the COUT pin of the last device connected in a daisy chairn rnust be connected back to the DQ input of the first device through a resistor with a value of $1 \mathrm{k}, 100$ his resistor provides isolation between COUT and DQ when writing to the device (see Figure 3)

When reading data, the DQ line is left floating $0 y$ the reading device. When $\overline{\operatorname{RST}}$ is held low, bit 17 is always present on the COUT pin, whichis FRef ack to the input DQ pin through the resistor (see Figure 4). This data bit can now be read by the reatry device. The $\overline{\operatorname{RST}}$ pin is then transitioned high to initiate a data transfer. When the CLK input ransirions low to high, bit 17 is loaded into the first position of the I/O shift register and bit 16 beconesent on COUT and DQ. After 17 bits (or 17 times the number of devices for a daisy chain), the data has shifted completely around and back to its original position. When $\overline{\mathrm{RST}}$ is transitioned back low data transfer, the value (the same as before the read occurred) is loaded into the wiper 0 and 1 registers and the stack select bit.

When power is applietorntine DS1667, the device always has the wiper settings at half position and the stack select bit is at ©


WRITING DATA Figure 2


## DS1667 LINEARITY MEASUREMENTS

An important specification for the DS1667 is linearity, that is, for a given digital input, how close the analog output is to that which is expected.

The test circuit used to measure the linearity of the DS1667 is shown in Figure 5. Note that to get an accurate output voltage it is necessary to assure that the output current is 0 , in order to negate the effects of wiper impedance RW, which is typically 400 ohms. For any given setting $N$ for ther pot the expected voltage output at SOUT is:

$$
\mathrm{VO}=-5+[10 \mathrm{X}(\mathrm{~N} / 256)] \text { (in volts) }
$$

Absolute linearity is a comparison of the actual measured output voltage zersusf expected value given by the equation above and is given in terms of an LSB, which is the change loxexpected output when the digital input is incremented by 1 . In this case the LSB is $10 / 256$ or 20396 volts. The equation for the absolute linearity of the DS1667 is:


The specification for absolute linearity of the DS1667
Relative linearity is a comparison of the difference of actual output voltages of two successive taps and the difference of the expected output voltages two successive taps. The expected difference of output voltages is 1 LSB or 0.03906 V for the meas terms of an LSB and is given by the equation:

The specification for relative tinenty of the DS1667 is $\pm 0.5$ LSB typical.
Figure 6 is a plot of absolutinearity (AL) and relative linearity (RL) versus wiper setting for a typical DS1667 at $25^{\circ} \mathrm{C}$.

## DESCRIPTIOAXAN OPERATION - OP AMP SECTION

The DS160 centrans two operational amplifiers which are ideal for operation from a single 5 V supply and groun or from +5 V supplies (see Figure 1). An internal resistor divider defines the internal reference of the R to be halfway between the power supplies, i.e.:


$$
\frac{V_{D D}+V_{B}}{2}
$$

For optimal performance, choose analog ground to be this value. The operational amplifiers feature rail to rail output swing in addition to an input common mode range that includes the positive rail. Performance features include broad band noise immunity as well as voltage gain into realistic loads specified at both 600 ohms and 2 k ohms. High voltage gain is produced with low input offset voltage and low offset voltage drift. Current consumption is less than 1.9 mA per amplifier and the device is virtually immune to latchup.

LINEARITY MEASUREMENT CONFIGURATION Figure 5


DS1667 ABSOLUTE AND RELATIVE LINEARITY Figure 6
Absolute and Relatixe Linearity
(Normalized (to 1 AB B)


TIMING DIAGRAM: RESISTOR SECTION Figure 7


## ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground ( $\mathrm{V}_{\mathrm{B}}=\mathrm{GND}$ )
Voltage on Resistor Pins when $V_{B}=-5.5 \mathrm{~V}$
Voltage on $V_{B}$
Operating Temperature
Storage Temperature
Soldering Temperature
-0.5 V to +7.0 V
-5.5 V to +7.0 V
-5.5 V to GND
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$260^{\circ} \mathrm{C}$ for 10 second

* This is a stress rating only and functional operation of the device at these ming gher conditions above those indicated in the operation sections of this specification is nomplied. Exposure to absolute maximum rating conditions for extended periods of time may af erability.


## RECOMMENDED DC OPERATING CONDITIONS

 RESISTOR SECTION$\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | MIN | TIA | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Positive Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | +4.5 | - | 5.5 | V | 1 |
| Input Logic 1 | $\mathrm{~V}_{\mathrm{IH}}$ | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V | 1 |
| Input Logic 0 | $\mathrm{~V}_{\mathrm{IL}}$ | -0.5 |  | +0.8 | V | 1 |
| Negative Supply Voltage | $\mathrm{V}_{\mathrm{B}}$ | -7 |  | GND | V | 1 |
| Resistor Inputs | $\mathrm{L}, \mathrm{H}, \mathrm{W}$ | S. |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V | 2 |

DC ELECTRICAL CHARACTERISTLCS
RESISTOR SECTION
( $0^{\circ} \subset \pm 0^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{B}}=-5.0 \mathrm{~V} \pm 10 \%$ )

| PARAMETER | SYABoL | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Positive Supply Current | cos |  | 3 | 5 | mA |  |
| Negative Supply Current | ) ${ }_{\text {c }}^{\text {B }}$ |  | 3 | 5 | mA |  |
| Input Leakage | (b) $\mathrm{I}_{\mathrm{U}}$ | -1 |  | +1 | $\mu \mathrm{A}$ |  |
| Wiper Resistance | $\geqslant \mathrm{R}_{\mathrm{W}}$ |  | 400 | 1000 | ohms |  |
| Wiper Current | Iw |  |  | 1 | mA |  |
| Output Leakage | $\mathrm{I}_{\text {LO }}$ | -1 |  | +1 | $\mu \mathrm{A}$ |  |
| Logic 1 Output @ 2.4(1)0)te | IOH | -1.0 |  |  | mA |  |
| Logic 0 Output @@ty Volts | IoL |  |  | 4 | mA |  |
| End-to-End Ressiate Polerance | TOL ${ }_{\text {R }}$ | -20 |  | +20 | \% | 9 |
|  | N |  | -120 |  | $\begin{array}{r} \mathrm{dB} \\ \sqrt{\mathrm{~Hz}} \end{array}$ |  |
| Absolthe Linearity | AL |  | 1.0 |  | LSB |  |
| (rexivelinearity | RL |  | 0.5 |  | LSB |  |
| $\begin{aligned} & \text { Ratis) Temperature } \\ & \text { Coefficient } \end{aligned}$ | $\mathrm{TC}_{\mathrm{R}}$ |  | 750 |  | $\frac{\mathrm{ppm}}{{ }^{\circ} \mathrm{C}}$ |  |

CAPACITANCE
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  |  | 5 | pF |  |
| Output Capacitance | $\mathrm{C}_{\text {OUT }}$ |  |  | 7 | pF |  |

AC ELECTRICAL CHARACTERISTICS
RESISTOR SECTION
$\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK Frequency | $\mathrm{f}_{\text {cLK }}$ |  |  | 10 | MHz |  |
| Width of CLK Pulse | $\mathrm{t}_{\mathrm{w}}$ | 50 |  |  | ns |  |
| Data Setup Time | $\mathrm{tsu}_{\text {su }}$ | 30 |  |  | ns |  |
| Data Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 10 |  |  | 010 |  |
| Propagation Delay Time Low to High Level Clock to Output | $\mathrm{t}_{\text {PLH }}$ |  |  |  | $\left(\mathrm{o}^{\mathrm{n} 5}\right)$ | 3 |
| $\overline{\text { RST }}$ High to Clock Input High | $\mathrm{t}_{\text {HHT }}$ | 50 |  |  |  |  |
| $\overline{\mathrm{RST}}$ Low from <br> Clock Input High | $\mathrm{t}_{\text {HLT }}$ | 50 |  |  |  |  |

OPERATIONAL AMPLIFIER SECTION DC ELECTRNCAL CHARACTERISTICS
$\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CO}}=5 . \mathrm{g} \pm 10 \%, \mathrm{~V}_{\mathrm{B}}=-5.0 \mathrm{~V} \pm 10 \%\right)$

| PARAMETER | SYMBOL | MIN | TX | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  |  | 10 | mV |  |
| Input Offset Voltage Drift | $\mathrm{V}_{\text {OSD }}$ | - | 10 |  | $\mathrm{uV} /{ }^{\circ} \mathrm{C}$ |  |
| Common Mode Rejection | $\mathrm{CM}_{\mathrm{R}}$ | (0) | 62 |  | dB |  |
| Positive Power Supply Rejection | $+\mathrm{PS}_{\mathrm{R}}$ | $<$ | 62 |  | dB |  |
| Negative Power Supply Rejection |  |  | 62 |  | dB |  |
| Input Common Mode Voltage Range | (ocm) | $\mathrm{V}_{\mathrm{B}}+1.5 \mathrm{~V}$ |  | $\mathrm{V}_{\text {CC }}$ | V |  |
| Large Signal Voltage Gain | ()) |  | 106 |  | dB | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |
| Large Signal Voltage Gain |  |  | 96 |  | dB | $\mathrm{R}_{\mathrm{L}}=600 \mathrm{k} \Omega$ |
| Output Swing | $\mathrm{V}_{\text {SWGH }}$ | 4.6 | 4.7 |  | V | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |
| Output Swing | V SWGL |  | -4.7 | -4.6 | V | $\begin{gathered} \text { to GND } \\ \mathrm{V}_{\mathrm{B}}=-5 \mathrm{~V} \\ \hline \end{gathered}$ |
| Output Swing | $\mathrm{V}_{\text {SWGH }}$ | 4.5 | 4.6 |  | V | $\mathrm{R}_{\mathrm{L}}=600 \mathrm{k} \Omega$ |
|  | $\mathrm{V}_{\text {SWGL }}$ |  | -4.6 | -4.5 | V | $\begin{gathered} \text { to GND } \\ \mathrm{V}_{\mathrm{B}}=-5 \mathrm{~V} \\ \hline \end{gathered}$ |
| Output Cuxent | $\mathrm{V}_{\text {O,SOURCE }}$ | 13 | 58 |  | mA | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |
| Outpuf current | $\mathrm{V}_{\text {O,SINK }}$ | 13 | 63 |  | mA | $\mathrm{V}_{\mathrm{O}}=+5 \mathrm{~V}$ |

OPERATIONAL AMPLIFIER SECTION AC ELECTRICAL CHARACTERISTICS $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate | $\mathrm{V}_{\text {SL }}$ | 0.7 | 2 |  | V/us | 6 |
| Gain Bandwidth Product | GBP |  | 2.5 |  | MHz | 5 |
| Phase Margin | PM |  | 75 |  | deg | 5 |
| Gain Margin | GM |  | 20 |  | (1B) | 5 |
| Amp-to-Amp Isolation | AAI |  | 130 |  | ors |  |
| Input Referred Voltage Noise | IRVF |  | 100 |  | त x (2) | $\mathrm{F}=1 \mathrm{kHz}$ |
| Input Referred Current Noise | IRV1 |  | 0.0002 |  | A $/ \sqrt{\mathrm{Hz}}$ | $\mathrm{F}=1 \mathrm{kHz}$ |
| Total Harmonic Distortion | HD |  | $0.1$ | $v$ | \% | $\begin{gathered} \mathrm{F}=10 \mathrm{kHz} \\ \mathrm{AV}=-10 \\ \mathrm{RL}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{PP}} \\ \hline \end{gathered}$ |

## NOTES:

1. All voltages are referenced to ground.
2. Resistor inputs cannot exceed the substrate bias votare in the negative direction.
3. Measured with a load as shown in Figure 8.
4. Over a frequency range of $0-1 \mathrm{kHz}$.
5. Load is $R_{L}=600 \Omega C_{L}=10 \mathrm{pF}$.
6. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V} \mathrm{~V}_{\mathrm{B}}=-5.0 \mathrm{~V}$ connectedras follower with 10 V step input and $\mathrm{R}_{\mathrm{L}}=\infty$.
7. To achieve best op amp performance, $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V} \mathrm{~V}_{\mathrm{B}}=-5.0 \mathrm{~V}$ and analog ground $=0 \mathrm{~V}$. In general analog ground $=\frac{\mathrm{VDD}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{B}}}{2}$
8. OP AMPS idle, notoad
9. Valid at $25^{\circ} \mathrm{C}$ an

LOAD SCAEAATIC Figure 8


10 of 10

