


Agilent HSMP-389x & HSMP-489x Series Surface Mount RF PIN Switch Diodes Data Sheet

Description

The HSMP-389x series is optimized for switching applications where low resistance at low current and low capacitance are required. The HSMP-489x series products feature ultra low parasitic inductance. These products are specifically designed for use at frequencies which are much higher than the upper limit for conventional PIN diodes.

Pin Connections and Package Marking



Notes:

- 1. Package marking provides orientation, identification, and date code.
- 2. See "Electrical Specifications" for appropriate package marking.

Features

- Unique Configurations in Surface Mount Packages
 - Add Flexibility
 - Save Board Space
 - Reduce Cost
- Switching
 - Low Capacitance
 - Low Resistance at Low Current
- Low Failure in Time (FIT) Rate[1]
- Matched Diodes for Consistent Performance
- Better Thermal Conductivity for Higher Power Dissipation
- Lead-free Option Available

Note:

 For more information see the Surface Mount PIN Reliability Data Sheet.



Package Lead Code Identification, SOT-23/143 (Top View)

Package Lead Code Identification, SOT-323 (Top View)

Package Lead Code Identification, SOT-363 (Top View)










UNCONNECTED TRIO MODEL MODEL L R




















INDUCTANCE

SINGLE

Absolute Maximum Ratings^[1] $T_C = +25^{\circ}C$

Symbol	Parameter	Unit	SOT-23/143	SOT-323/363
I _f	Forward Current (1 µs Pulse)	Amp	1	1
P _{IV}	Peak Inverse Voltage	V	100	100
T _j	Junction Temperature	°C	150	150
T _{stg}	Storage Temperature	°C	-65 to 150	-65 to 150
θ_{jc}	Thermal Resistance ^[2]	°C/W	500	150

ESD WARNING:

Handling Precautions Should Be Taken To Avoid Static Discharge.

Notes:

- $1. \quad \text{Operation in excess of any one of these conditions may result in permanent damage to the device.} \\$
- 2. $T_C = +25^{\circ}C$, where T_C is defined to be the temperature at the package pins where contact is made to the circuit board.

Electrical Specifications, $T_C = 25^{\circ}C$, each diode

G0 G2 G3 G4	0 2 3	Single Series	100	2.5	1
G3 G4				2.5	0.30
G4	3	Johnson			
		Common Anode			
	4	Common Cathode			
G5	5	Unconnected Pair			
G0	В	Single			
G2	С	Series			
G3	Ε	Common Anode			
G4	F	Common Cathode			
GL	L	Unconnected Trio			
S	R	Dual Switch Mode			
Z	T	Low Inductance Single			
GU	U	Series-Shunt Pair			
GV	V	High Frequency Series Pair			
	·		$V_R = V_{BR}$ Measure $I_R \le 10 \mu\text{A}$	I _F = 5 mA f = 100 MHz	V _R = 5 V f = 1 MHz
	G4 GL S Z GU	G4 F GL L S R Z T GU U	G4 F Common Cathode GL Unconnected Trio S R Dual Switch Mode Z T Low Inductance Single GU U Series-Shunt Pair	G4 F Common Cathode GL L Unconnected Trio S R Dual Switch Mode Z T Low Inductance Single GU U Series-Shunt Pair GV V High Frequency Series Pair V _R = V _{BR} Measure	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

High Frequency (Low Inductance, 500 MHz-3 GHz) PIN Diodes

Part Number HSMP-	Package Marking Code ^[1]	Configuration	Minimum Breakdown Voltage V _{BR} (V)	Maximum Series Resistance $R_S(\Omega)$	Typical Total Capacitance C _T (pF)	Maximum Total Capacitance C _T (pF)	Typical Total Inductance L _T (nH)
489x	GA	Dual Anode	100	2.5	0.33	0.375	1.0
Test Conditions		$V_R = V_{BR}$ Measure $I_R \le 10 \ \mu A$	I _F = 5 mA	f = 1 MHz V _R = 5 V	V _R = 5 V f = 1 MHz	f=500 MHz- 3 GHz	

Typical Parameters at $T_C = 25^{\circ}C$

Part Number HSMP-	Series Resistance $R_S(\Omega)$	Carrier Lifetime τ (ns)	Total Capacitance C _T (pF)
389x	3.8	200	0.20 @ 5 V
Test Conditions	I _F = 1 mA f = 100 MHz	$I_F = 10 \text{ mA}$ $I_R = 6 \text{ mA}$	

HSMP-389x Series Typical Performance, $T_C = 25^{\circ}C$, each diode




Figure 1. Total RF Resistance at 25 C vs. Forward Bias Current.




Figure 2. Capacitance vs. Reverse Voltage.




Figure 3. 2nd Harmonic Input Intercept Point vs. Forward Bias Current.




Figure 4. Typical Reverse Recovery Time vs. Reverse Voltage.




Figure 5. Forward Current vs. Forward Voltage.

Typical Applications for Multiple Diode Products




Figure 6. HSMP-389L used in a SP3T Switch.




Figure 7. HSMP-389L Unconnected Trio used in a Dual Voltage, High Isolation Switch.

Typical Applications for Multiple Diode Products (continued)




Figure 8. HSMP-389L Unconnected Trio used in a Positive Voltage, High Isolation Switch.




Figure 10. HSMP-389U Series/Shunt Pair used in a 900 MHz Transmit/Receive Switch.




Figure 9. HSMP-389T used in a Low Inductance Shunt Mounted Switch.




Figure 11. HSMP-389V Series/Shunt Pair used in a 1.8 GHz Transmit/Receive Switch.

Typical Applications for Multiple Diode Products (continued)




Figure 12. Simple SPDT Switch, Using Only Positive Current.




Figure 13. High Isolation SPDT Switch, Dual Bias.




Figure 14. Switch Using Both Positive and Negative Bias Current.




Figure 15. Very High Isolation SPDT Switch, Dual Bias.

Typical Applications for HSMP-489x Low Inductance Series

Microstrip Series Connection for HSMP-489x Series

In order to take full advantage of the low inductance of the HSMP-489x series when using them in series applications, both lead 1 and lead 2 should be connected together, as shown in Figure 17.




Figure 16. Internal Connections.




Figure 17. Circuit Layout.

Microstrip Shunt Connections for HSMP-489x Series

In Figure 18, the center conductor of the microstrip line is interrupted and leads 1 and 2 of the HSMP-489x diode are placed across the resulting gap. This forces the 1.5 nH lead inductance of leads 1 and 2 to appear as part of a low pass filter, reducing the shunt parasitic inductance and increasing the maximum available attenuation. The 0.3 nH of shunt inductance external to the diode is created by the via holes, and is a good estimate for 0.032" thick material.




Figure 18. Circuit Layout.





Figure 19. Equivalent Circuit.

Equivalent Circuit Model HSMP-389x Chip*



 $R_T = 0.5 + R_j$

$$C_T = C_P + R_j$$

$$R_j = \frac{20}{1^{0.9}} \subseteq$$

I = Forward Bias Current in mA
* See AN1124 for package models

Co-Planar Waveguide Shunt Connection for HSMP-489x Series

Co-Planar waveguide, with ground on the top side of the printed circuit board, is shown in Figure 20. Since it eliminates the need for via holes to ground, it offers lower shunt parasitic inductance and higher maximum attenuation when compared to a microstrip circuit.




Figure 20. Circuit Layout.




Figure 21. Equivalent Circuit.

A SPICE model is not available for PIN diodes as SPICE does not provide for a key PIN diode characteristic, carrier lifetime.

Assembly Information




Figure 22. Recommended PCB Pad Layout for Agilent's SC70 6L / SOT-363 Products.




Figure 23. Recommended PCB Pad Layout for Agilent's SC70 3L / SOT-323 Products.




Figure 24. Recommended PCB Pad Layout for Agilent's SOT-23 Products.




Figure 25. Recommended PCB Pad Layout for Agilent's SOT-143 Products.

SMT Assembly

Reliable assembly of surface mount components is a complex process that involves many material, process, and equipment factors, including: method of heating (e.g., IR or vapor phase reflow, wave soldering, etc.) circuit board material, conductor thickness and pattern, type of solder alloy, and the thermal conductivity and thermal mass of components. Components with a low mass, such as the SOT package, will reach solder reflow temperatures faster than those with a greater mass.

Agilent's diodes have been qualified to the time-temperature profile shown in Figure 26. This profile is representative of an IR reflow type of surface mount assembly process.

After ramping up from room temperature, the circuit board with components attached to it (held in place with solder paste) passes through one or more preheat zones. The preheat zones increase the temperature of the board and components to prevent thermal shock and begin evaporating solvents from the solder paste. The reflow zone briefly elevates the temperature sufficiently to produce a reflow of the solder.

The rates of change of temperature for the ramp-up and cool-down zones are chosen to be low enough to not cause deformation of the board or damage to components due to thermal shock. The maximum temperature in the reflow zone (T_{MAX}) should not exceed $235\,^{\circ}$ C.

These parameters are typical for a surface mount assembly process for Agilent diodes. As a general guideline, the circuit board and components should be exposed only to the minimum temperatures and times necessary to achieve a uniform reflow of solder.






Figure 26. Surface Mount Assembly Profile.


Package Dimensions

Outline SOT-363 (SC-70 6 Lead)




Symbol	Agilent (New)		
	MIN	MAX	
	(mm)	(mm)	
Е	1.15	1.35	
D	1.8	2.25	
HE	1.8	2.4	
Α	0.8	1.1	
A2	0.8	1	
A1	0	0.1	
Q 1	0.1	0.4	
е	0.650	BCS	
b	0.15	0.3	
С	0.1	0.2	
Ĺ	0.1	0.3	






Outline SOT-323 (SC-70 3 Lead)




	AGILENT		
SYMBOL	MIN	MAX	
Α	8.0	1	
A1	0	0.1	
В	0.15	0.4	
С	0.1	0.2	
D	1.8	2.25	
E1	1.1	1.4	
е	0.65 typical		
e1	1.30 typical		
E	1.8	2.4	
L	0.425 typical		

Outline 23 (SOT-23)




SYMBOL	AGILENT		
	MIN	MAX	
Α	0.79	1.2	
A1	0	0.1	
В	0.37	0.54	
С	0.086	0.152	
D	2.73	3.13	
E1	1.15	1.5	
е	0.89	1.02	
e1	1.78	2.04	
e2	0.45	0.6	
E	2.1	2.7	
L	0.45	0.69	

Outline 143 (SOT-143)




	AGILENT		
SYMBOL	MIN	MAX	
Α	0.79	1.097	
A1	0.013	0.1	
В	0.36	0.54	
B1	0.76	0.92	
С	0.086	0.152	
D	2.8	3.06	
E1	1.2	1.4	
е	0.89	1.02	
e1	1.78	2.04	
e2	0.45	0.6	
E	2.1	2.65	
I	0.45	0.69	

Device Orientation




For Outline SOT-143




Note: "AB" represents package marking code.
"C" represents date code.

For Outlines SOT-23, -323




Note: "AB" represents package marking code.
"C" represents date code.

For Outline SOT-363



Note: "AB" represents package marking code.
"C" represents date code.


Tape Dimensions and Product Orientation For Outline SOT-23



	DESCRIPTION	SYMB0L	SIZE (mm)	SIZE (INCHES)
CAVITY	LENGTH	A ₀	3.15 ± 0.10	0.124 ± 0.004
	WIDTH	B ₀	2.77 ± 0.10	0.109 ± 0.004
	DEPTH	K ₀	1.22 ± 0.10	0.048 ± 0.004
	PITCH	P	4.00 ± 0.10	0.157 ± 0.004
	BOTTOM HOLE DIAMETER	D ₁	1.00+ 0.05	0.039 ± 0.002
PERFORATION	DIAMETER	D	1.50 + 0.10	0.059 + 0.004
	PITCH	P ₀	4.00 ± 0.10	0.157 ± 0.004
	POSITION	E	1.75 ± 0.10	0.069 ± 0.004
CARRIER TAPE	WIDTH	W	8.00 +0.30 -0.10	0.315 +0.012-0.004
	THICKNESS	t1	0.229 ±0.013	0.009 ± 0.0005
DISTANCE BETWEEN	CAVITY TO PERFORATION (WIDTH DIRECTION)	F	3.50 0.05	0.138 ±0.002
CENTERLINE	CAVITY TO PERFORATION (LENGTH DIRECTION)	P ₂	2.00 ±0.05	0.079 ±0.002


Tape Dimensions and Product Orientation

For Outline SOT-143



	DESCRIPTION	SYMBOL	SIZE (mm)	SIZE (INCHES)
CAVITY	LENGTH	A ₀	3.19 ± 0.10	0.126 ± 0.004
	WIDTH	B ₀	2.80 ± 0.10	0.110 ± 0.004
	DEPTH	K ₀	1.31 ± 0.10	0.052 ± 0.004
	PITCH	P	4.00 ± 0.10	0.157 ± 0.004
	BOTTOM HOLE DIAMETER	D ₁	1.00 + 0.25	0.039 + 0.010
PERFORATION	DIAMETER	D	1.50 + 0.10	0.059 + 0.004
	PITCH	P ₀	4.00 ± 0.10	0.157 ± 0.004
	POSITION	E	1.75 ± 0.10	0.069 ± 0.004
CARRIER TAPE	WIDTH	w	8.00 + 0.30 - 0.10	0.315+0.012-0.004
	THICKNESS	t1	0.254 ± 0.013	0.0100 ± 0.0005
DISTANCE	CAVITY TO PERFORATION (WIDTH DIRECTION)	F	3.50 ± 0.05	0.138 ± 0.002
	CAVITY TO PERFORATION (LENGTH DIRECTION)	P ₂	2.00 ± 0.05	0.079 ± 0.002


For Outlines SOT-323, -363



	DESCRIPTION	SYMBOL	SIZE (mm)	SIZE (INCHES)
CAVITY	LENGTH WIDTH	A ₀ B ₀	2.40 ± 0.10 2.40 ± 0.10	0.094 ± 0.004 0.094 ± 0.004
	DEPTH	K ₀	1.20 ± 0.10	0.047 ± 0.004
	PITCH	P	4.00 ± 0.10	0.157 ± 0.004
	BOTTOM HOLE DIAMETER	D ₁	1.00 + 0.25	0.039 + 0.010
PERFORATION	DIAMETER	D	1.55 ± 0.05	0.061 ± 0.002
	PITCH	P_0	4.00 ± 0.10	0.157 ± 0.004
	POSITION	E	1.75 ± 0.10	0.069 ± 0.004
CARRIER TAPE	WIDTH	W	8.00 ± 0.30	0.315 ± 0.012
	THICKNESS	t ₁	0.254 ± 0.02	0.0100 ±0.0008
COVER TAPE	WIDTH	С	5.4 ± 0.10	0.205 ± 0.004
	TAPE THICKNESS	T _t	0.062 ± 0.001	0.0025 ±0.00004
DISTANCE	CAVITY TO PERFORATION (WIDTH DIRECTION)	F	3.50 ± 0.05	0.138 ± 0.002
	CAVITY TO PERFORATION (LENGTH DIRECTION)	P ₂	2.00 ± 0.05	0.079 ±0.002
ANGLE	FOR SOT-323 (SC70-3 LEAD) An	8°C MAX	
	FOR SOT-363 (SC70-6 LEAD)	10°C MAX	

Ordering Information

Specify part number followed by option. For example:



Option Descriptions

- -BLK = Bulk, 100 pcs. per antistatic bag
- -TR1 = Tape and Reel, 3000 devices per 7" reel
- -TR2 = Tape and Reel, 10,000 devices per 13" reel

Tape and Reeling conforms to Electronic Industries RS-481, "Taping of Surface Mounted Components for Automated Placement."

For lead-free option, the part number will have the character "G" at the end, eg. -TR2G for a 10K pc lead-free reel.

Package Characteristics

Lead Material Copper (SOT-32	23/363); Alloy 42 (SOT-23/143)
Lead FinishTin-Lead	85-15% (Non lead-free option)
	Tin 100% (Lead-free option)
Maximum Soldering Temperature	260°C for 5 seconds
Minimum Lead Strength	2 pounds pull
Typical Package Inductance	2 nH
Typical Package Capacitance	0.08 pF (opposite leads)

www.agilent.com/ semiconductors

For product information and a complete list of distributors, please go to our web site.

For technical assistance call:

Americas/Canada: +1 (800) 235-0312 or (408) 654-8675

Europe: +49 (0) 6441 92460 China: 10800 650 0017 Hong Kong: (+65) 6756 2394

India, Australia, New Zealand: (+65) 6755 1939 Japan: (+81 3) 3335-8152(Domestic/International), or 0120-61-1280(Domestic Only)

Korea: (+65) 6755 1989

Singapore, Malaysia, Vietnam, Thailand, Philippines, Indonesia: (+65) 6755 2044

Taiwan: (+65) 6755 1843

Data subject to change.

Copyright © 2005 Agilent Technologies, Inc.

Obsoletes 5989-2501EN

September 9, 2005

5989-3860EN

