


## HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Isolated Central Mounting Hole
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements




$V_{DSS} = 500V$   
 $R_{DS(on)} = 0.40\Omega$   
 $I_D = 14A$

### Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole. It also provides greater creepage distance between pins to meet the requirements of most safety specifications.



DATA  
SHEETS


### Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	14	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	8.7	
$I_{DM}$	Pulsed Drain Current ①	56	
$P_D @ T_C = 25^\circ C$	Power Dissipation	190	W
	Linear Derating Factor	1.5	W/ $^\circ C$
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
EAS	Single Pulse Avalanche Energy ②	760	mJ
$I_{AR}$	Avalanche Current ①	8.7	A
EAR	Repetitive Avalanche Energy ①	19	mJ
dv/dt	Peak Diode Recovery dv/dt ③	3.5	V/ns
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to +150	$^\circ C$
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf-in (1.1 N-m)	


### Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{JC}$	Junction-to-Case	—	—	0.65	
$R_{CS}$	Case-to-Sink, Flat, Greased Surface	—	0.24	—	$^\circ C/W$
$R_{JA}$	Junction-to-Ambient	—	—	40	

Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	500	—	—	V	$V_{\text{GS}}=0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.63	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.40	$\Omega$	$V_{\text{GS}}=10\text{V}$ , $I_D=8.4\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}}=V_{\text{GS}}$ , $I_D = 250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	9.3	—	—	S	$V_{\text{DS}}=50\text{V}$ , $I_D=8.4\text{A}$ ④
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{\text{DS}}=500\text{V}$ , $V_{\text{GS}}=0\text{V}$
		—	—	250		$V_{\text{DS}}=400\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=125^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}}=20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}}=-20\text{V}$
$Q_g$	Total Gate Charge	—	—	150	nC	$I_D=14\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	—	20		$V_{\text{DS}}=400\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	80		$V_{\text{GS}}=10\text{V}$ See Fig. 6 and 13 ④
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	17	—	ns	$V_{\text{DD}}=250\text{V}$
$t_r$	Rise Time	—	47	—		$I_D=14\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	92	—		$R_G=6.2\Omega$
$t_f$	Fall Time	—	44	—		$R_D=17\Omega$ See Figure 10 ④
$L_D$	Internal Drain Inductance	—	5.0	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
$L_s$	Internal Source Inductance	—	13	—		
$C_{\text{iss}}$	Input Capacitance	—	2600	—	pF	$V_{\text{GS}}=0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	720	—		$V_{\text{DS}}=25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	340	—		$f=1.0\text{MHz}$ See Figure 5


## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	14	A	MOSFET symbol showing the integral reverse p-n junction diode.
	Pulsed Source Current (Body Diode) ①	—	—	56		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.4	V	$T_J=25^\circ\text{C}$ , $I_s=14\text{A}$ , $V_{\text{GS}}=0\text{V}$ ④
$t_{\text{rr}}$	Reverse Recovery Time	—	540	810	ns	$T_J=25^\circ\text{C}$ , $I_F=14\text{A}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	4.8	7.2	$\mu\text{C}$	$dI/dt=100\text{A}/\mu\text{s}$ ④
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_s+L_D$ )				


Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)


③  $I_{\text{SD}} \leq 14\text{A}$ ,  $dI/dt \leq 130\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 150^\circ\text{C}$ ②  $V_{\text{DD}}=50\text{V}$ , starting  $T_J=25^\circ\text{C}$ ,  $L=7.0\text{mH}$   
 $R_G=25\Omega$ ,  $I_{\text{AS}}=14\text{A}$  (See Figure 12)④ Pulse width  $\leq 300\ \mu\text{s}$ ; duty cycle  $\leq 2\%$ .




**Fig 1.** Typical Output Characteristics,  
 $T_C = 25^\circ\text{C}$




**Fig 2.** Typical Output Characteristics,  
 $T_C = 150^\circ\text{C}$




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current Vs. Case Temperature




**Fig 10a.** Switching Time Test Circuit



**Fig 10b.** Switching Time Waveforms

DATA SHEETS



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

**Appendix A:** Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

**Appendix B:** Package Outline Mechanical Drawing – See page 1511

**Appendix C:** Part Marking Information – See page 1517

**International**  
**IR** Rectifier