PD-9.523D

# IRFR120
# IRFU120

HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRFR120)
- Straight Lead (IRFU120)
- Available in Tape & Reel
- Fast Switching
- Ease of Paralleling




$V_{DSS}$ = 100V

$R_{DS(on)}$ = 0.27Ω

$I_D$ = 7.7A

## Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D-Pak is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.



D-PAK
TO-252AA

I-PAK
TO-251AA

DATA SHEETS

## Absolute Maximum Ratings

| | Parameter | Max. | Units |
|---|---|---|---|
| $I_D$ @ $T_C$ = 25°C | Continuous Drain Current, $V_{GS}$ @ 10 V | 7.7 | A |
| $I_D$ @ $T_C$ = 100°C | Continuous Drain Current, $V_{GS}$ @ 10 V | 4.9 | |
| $I_{DM}$ | Pulsed Drain Current ① | 31 | |
| $P_D$ @ $T_C$ = 25°C | Power Dissipation | 42 | W |
| $P_D$ @ $T_A$ = 25°C | Power Dissipation (PCB Mount)** | 2.5 | |
| | Linear Derating Factor | 0.33 | W/°C |
| | Linear Derating Factor (PCB Mount)** | 0.020 | |
| $V_{GS}$ | Gate-to-Source Voltage | ±20 | V |
| $E_{AS}$ | Single Pulse Avalanche Energy ② | 210 | mJ |
| $I_{AR}$ | Avalanche Current ① | 7.7 | A |
| $E_{AR}$ | Repetitive Avalanche Energy ① | 4.2 | mJ |
| dv/dt | Peak Diode Recovery dv/dt ③ | 5.5 | V/ns |
| $T_J$, $T_{STG}$ | Junction and Storage Temperature Range | -55 to +150 | °C |
| | Soldering Temperature, for 10 seconds | 260 (1.6mm from case) | |

## Thermal Resistance

| | Parameter | Min. | Typ. | Max. | Units |
|---|---|---|---|---|---|
| $R_{\theta JC}$ | Junction-to-Case | — | — | 3.0 | °C/W |
| $R_{\theta JA}$ | Junction-to-Ambient (PCB mount)** | — | — | 50 | |
| $R_{\theta JA}$ | Junction-to-Ambient | — | — | 110 | |

** When mounted on 1" square PCB (FR-4 or G-10 Material).
For recommended footprint and soldering techniques refer to application note #AN-994.

## Electrical Characteristics @ $T_J$ = 25°C (unless otherwise specified)

| | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
|---|---|---|---|---|---|---|
| $V_{(BR)DSS}$ | Drain-to-Source Breakdown Voltage | 100 | — | — | V | $V_{GS}$=0V, $I_D$= 250µA |
| $\Delta V_{(BR)DSS}/\Delta T_J$ | Breakdown Voltage Temp. Coefficient | — | 0.13 | — | V/°C | Reference to 25°C, $I_D$= 1mA |
| $R_{DS(on)}$ | Static Drain-to-Source On-Resistance | — | — | 0.27 | Ω | $V_{GS}$=10V, $I_D$=4.6A ④ |
| $V_{GS(th)}$ | Gate Threshold Voltage | 2.0 | — | 4.0 | V | $V_{DS}$=$V_{GS}$, $I_D$= 250µA |
| $g_{fs}$ | Forward Transconductance | 1.6 | — | — | S | $V_{DS}$=50V, $I_D$=4.6A ④ |
| $I_{DSS}$ | Drain-to-Source Leakage Current | — | — | 25 | µA | $V_{DS}$=100V, $V_{GS}$=0V |
| | | — | — | 250 | | $V_{DS}$=80V, $V_{GS}$=0V, $T_J$=125°C |
| $I_{GSS}$ | Gate-to-Source Forward Leakage | — | — | 100 | nA | $V_{GS}$=20V |
| | Gate-to-Source Reverse Leakage | — | — | -100 | | $V_{GS}$=-20V |
| $Q_g$ | Total Gate Charge | — | — | 16 | nC | $I_D$=9.2A |
| $Q_{gs}$ | Gate-to-Source Charge | — | — | 4.4 | | $V_{DS}$=80V |
| $Q_{gd}$ | Gate-to-Drain ("Miller") Charge | — | — | 7.7 | | $V_{GS}$=10V See Fig. 6 and 13 ④ |
| $t_{d(on)}$ | Turn-On Delay Time | — | 6.8 | — | ns | $V_{DD}$=50V |
| $t_r$ | Rise Time | — | 27 | — | | $I_D$=9.2A |
| $t_{d(off)}$ | Turn-Off Delay Time | — | 18 | — | | $R_G$=18Ω |
| $t_f$ | Fall Time | — | 17 | — | | $R_D$=5.2Ω See Figure 10 ④ |
| $L_D$ | Internal Drain Inductance | — | 4.5 | — | nH | Between lead, 6 mm (0.25in.) from package and center of die contact |
| $L_S$ | Internal Source Inductance | — | 7.5 | — | | |
| $C_{iss}$ | Input Capacitance | — | 360 | — | pF | $V_{GS}$=0V |
| $C_{oss}$ | Output Capacitance | — | 150 | — | | $V_{DS}$=25V |
| $C_{rss}$ | Reverse Transfer Capacitance | — | 34 | — | | $f$=1.0MHz See Figure 5 |

## Source-Drain Ratings and Characteristics

| | Parameter | Min. | Typ. | Max. | Units | Test Conditions |
|---|---|---|---|---|---|---|
| $I_S$ | Continuous Source Current (Body Diode) | — | — | 7.7 | A | MOSFET symbol showing the |
| $I_{SM}$ | Pulsed Source Current (Body Diode) ① | — | — | 31 | | integral reverse p-n junction diode. |
| $V_{SD}$ | Diode Forward Voltage | — | — | 2.5 | V | $T_J$=25°C, $I_S$=7.7A, $V_{GS}$=0V ④ |
| $t_{rr}$ | Reverse Recovery Time | — | 130 | 260 | ns | $T_J$=25°C, $I_F$=9.2A |
| $Q_{rr}$ | Reverse Recovery Charge | — | 0.65 | 1.3 | µC | di/dt=100A/µs ④ |
| $t_{on}$ | Forward Turn-On Time | Intrinsic turn-on time is neglegible (turn-on is dominated by $L_S$+$L_D$) | | | | |

Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

② $V_{DD}$=25V, starting $T_J$=25°C, L=5.3mH $R_G$=25Ω, $I_{AS}$=7.7A (See Figure 12)

③ $I_{SD}$≤9.2A, di/dt≤110A/µs, $V_{DD}$≤$V_{(BR)DSS}$, $T_J$≤150°C

④ Pulse width ≤ 300 µs; duty cycle ≤2%.




**Fig 1.** Typical Output Characteristics, $T_C$=25°C




**Fig 2.** Typical Output Characteristics, $T_C$=150°C




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

DATA SHEETS




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms




**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current




**Fig 13a.** Basic Gate Charge Waveform




**Fig 13b.** Gate Charge Test Circuit

**Appendix A:** Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

**Appendix B:** Package Outline Mechanical Drawing – See pages 1512, 1513

**Appendix C:** Part Marking Information – See page 1518

**Appendix D:** Tape & Reel Information – See page 1523

International
IOR Rectifier