

# **Low Droop Rate/Accurate** Sample-and-Hold Amplifiers

## SMP-10/SMP-11

### **FEATURES**

SI	1P-10	,		
•	Low	Droop	Rate	

\_\_\_\_\_5.0μV/ms High Sample/Hold Current Ratio ...... 2 x 109

 Low Droop Rate Over Temperature ............. 2400μV/ms High Sample/Hold Current Ratio ...... 1.7 x 108

#### BOTH SMP-10 AND SMP-11

• Fast Acquisition Time, 10V Step to 0.1%	3.5μs
High Slew Rate	
Low Aperture Time	50ns
. Trimmed for Minimum Zero-Scale Error.	
	40.4B

Feedthrough Attenuation Ratio ...... 96dB Low Power Dissipation...... 160mW DTD, TTL & CMOS Compatible Logic input

NA-2420, HA-2425, SHM-IC-1, and AD583 Socket Companie Available in Die Porty

## ORDERING INFORMATION

T <sub>A</sub> ∉	+25°C		ACKAGE	1 (S) (S)
Vzs (mV)	DROOP RATE IN µV/ms	14-PIN DIP HERMETIC	LCC	OPERATING TEMPERATURE RANGE
1.5	20	SMP10AY	-	MIL
1.5	20	SMP10EY	-	COM
3.0	50	SMP10FY	-	COM
1.5	200	SMP11AY*	-	MIL
3.0	500	SMP11BY*	SMP11BRC/883	MIL
1.5	200	SMP11EY	-	COM
3.0	500	SMP11FY	-	COM
7.0	900	SMP11GY	-	COM
7.0	900	SMP11GS	-	XIND
7.0	900	SMP11GP		XIND

For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

### **GENERAL DESCRIPTION**

The SMP-10/11 are precision sample-and-hold amplifiers that provide the high accuracy, the low droop rate and the fast acquisition time required in data acquisition and signal processing systems. Both devices are essentially noninverting unity gain circuits consisting of two very high input impedance buffer amplifiers connected together by a diode bridge switch.

### HIGH ACCURACY AND LOW DROOP RATE

The high input impedance and the low droop rates of the SMP-10 and the SMP-11 are achieved by using bipolar Darlington circuits and an ion implant process that creates "super beta" transistors.


The output buffer's input stage converts to a super beta Darlington configuration during the hold mode, which results in a very


### REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any intringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.


low droop rate with no penalty in acquisition time. The use of bipolar transistors achieves a low change in droop rate over the operating temperature range.

### PIN CONNECTIONS






SMP-11BRC/883 LCC PACKAGE (RC-Suffix)



### 14-PIN DIP (Y-Suffix) 14-PIN EPOXY DIP (P-Suffix)

PINS 1 AND 8 ARE NOT INTERNALLY ONNECTED, IN UNITY GAIN APPLICA SMP-10/AND SMP-11 CAN RE-2420 SHM-IC-1

### **FUNCTIONAL DIAGRAM**



S/H	MODE
0	Sample
1	Hold

Manufactured under the following patents: 4,109,215 and 4,142,117.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Fax: 617/326-8703 Twx: 710/394-6577 Tel: 617/329-4700 Cable: ANALOG NORWOODMASS Telex: 924491

Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.

### **GENERAL DESCRIPTION Continued**

#### **FAST ACQUISITION**

A unique super charger provides up to 50mA of charging current to the hold capacitor, which results in smooth, fast charging with minimum noise. As the hold capacitor voltage nears its final value, the low current diode bridge controls the final settling time. This unique combination of linear functions in a monolithic circuit enables the system designer to achieve superior performance.

<b>ABSOLUTE MAXIMUM RATIN</b>	GS (Note 1)
Supply Voltage (V+ minus V-)	36V
Derate Above 100°C	10mW/°C
Input Voltage	

Input Voltage	Equal to Supply Voltage
Logic and Logic Reference	
Voltage	Equal to Supply Voltage
Output Short-Circuit Duration	Indefinite
Hold Capacitor Short-Circuit Duration	60 sec
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

Operating Temperature R	ange		
SMP-10AY		55°C	to +125°C
SMP-10EY, FY			
SMP-11AY, BY, BRC			
SMP-11EY, FY, GY	******************	0°(	C to +70°C
SMP11GS, GP			
Junction Temperature (T <sub>j</sub> )			
PACKAGE TYPE	⊖ <sub>IA</sub> (Note 2)	e <sub>jc</sub>	UNITS
14-Pin Hermetic DIP (Y)	108	16	*C/W
14-Pin Epoxy DIP (P)	83	39	*C/W
16-Pin SOL (S)	98	30	°CM
20-Contact LCC (RC)	98	38	°C/W
NOTES:			

- Absolute ratings apply to both DICE and packaged parts, unless otherwise
- Θ<sub>IA</sub> is specified for worst case mounting conditions, i.e., Θ<sub>IA</sub> is specified for device in socket for CerDIP and LCC packages.

FLECTRICAL CHARACTERISTICS at V<sub>S</sub> = ±15V, C<sub>H</sub> = 0.005μF, V<sub>LC</sub> connected to ground, T<sub>A</sub> = +25°C, unless otherwise noted.

		<b>a</b> -			SMP-10A SMP-11A			SMP-116			SMP-11	G	
PARAMETER	>7/MBQ((	Oc)opportions,	<b>-</b>	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Zero-Scale Error (Hold Mode)	Vzs	V <sub>IN</sub> = 0 V <sub>S/M</sub> = 3.5V, (No)		)/ <sub>20.</sub>	Q <sup>45</sup>	1.5	-	0.60	3.0	-	1.5	7.0	mV
Input Bias Current	l <sub>B</sub>	V <sub>IN</sub> = 0		<i>~~ [[[</i>	0/30	( Sept )		55	90	-	90	160	nA
Leakage (Droop) Current	IDR	SMP-10 SMP-11		-	-	> (6.7)	[]((	<u>इ</u> ।(C	0.25	-	-	4.5	nΑ
Droop Rate	dV <sub>CH</sub> /dt	SMP-10 SMP-11		-	5 60	20 200	-	<i>→ ∐</i> <sub>5</sub> 70	500		1V7 80/	7900	μV/ms
Input Resistance	R <sub>IN</sub>	(Note 1)		2.0	3.0	-	1.4	2.5			2.0		2) (FR
Voltage Gain	Av	Sample Mode  V <sub>IN</sub> = ±10V, R <sub>L</sub> =  or V <sub>IN</sub> = ±5V, R <sub>L</sub>		0.99963	0.99983	-	0.99953	0.99978	-	0.99940	0.99975	-	<b>&gt;</b> %
Acquisition Time	laq	10V Step to Within of Final Value (0. 10V Step to Within	1%)	-	3.5	*	-	3.5	-	_	3.5	-	μs
		of Final Value (0.		-	5.0	-	-	5.0	-	-	5.0	-	μς
Aperture Time	lap			-	50	-	-	50	-	-	50	-	ns
Hold Mode Settling Time	lHm	Settling to 1mV of Final Value.	SMP-10 SMP-11	-	7 1,5	-	-	7 1.5	-	-	7 1.5	-	μ3
Charge Transfer	Qt	V <sub>IN</sub> = 0 V <sub>S/H</sub> = 3.5V		-	5	-	-	5	-	_	5	_	рC
Slew Rate	SR	V <sub>IN</sub> = ±10V R <sub>L</sub> = 2.5kΩ		-	10	-	-	10	_	-	10	-	V/µs
Hold Capacitor Charging Current	ICH	V <sub>IN</sub> - V <sub>OUT</sub> ≥±3V		30	50	-	20	50	-	-	50	-	mA
Sample/Hold Current Ratio	ICH/IDR		SMP-10 SMP-11	3x10 <sup>8</sup>	2x10 <sup>9</sup> 1.7x10 <sup>8</sup>	-	8x10 <sup>7</sup>	8x10 <sup>8</sup> 1.5x10 <sup>8</sup>	-	-	1.5x10 <sup>8</sup>	-	mA/mA
Feedthrough Attenuation Ratio	FA	Input = 20V <sub>p-p</sub> 1kl R <sub>L</sub> = 5kΩ, (Note 1	Hz )	86	98	-	80	90	-	-	90	_	dB
Full Power Bandwidth	Fp	±10V <sub>p-p</sub> (Dissipation Limit	ed)	-	100	-	-	100	_		100	-	kHz

ELECTRICAL CHARACTERISTICS at  $V_S = \pm 15V$ ,  $C_H = 0.005 \mu F$ ,  $V_{LC}$  connected to ground,  $T_A = +25 \,^{\circ}\text{C}$ , unless otherwise noted. Continued

OOM, MOO		· · · · · · · · · · · · · · · · · · ·		MP-10A MP-11A			SMP-10 MP-118		•	MP-110	;	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Voltage Range and/or Output Voltage Swing		R <sub>L</sub> = 2.5kΩ	±11	±11.5		±10.5	±11.5	-	±10.5	±11.5	-	V
Output Resistance	Ro		<u> </u>	0.15		***	0.15		-	0.15		Ω
Power Supply Rejection Ratio	PSRR	Sample Mode V <sub>S</sub> = ±9V to ±18V	82	92		77	92	-	72	92	-	₫B
Power Consumption (DC)	PD	Sample Mode V <sub>IN</sub> = 0	-	160	180	-	170	210	-	180	240	mW

NOTES:

ELECTRICAL CHARACTERISTICS – SMP-10 ONLY at  $V_S = \pm 15V$ ,  $C_H = 0.005 \mu F$ ,  $V_{LC} = 0V$ ,  $T_A = +25 ^{\circ}C$ , device fully warmed up, unless otherwise noted.

1 ~			S	MP-10/	VE		SMP-10	F	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Hotel Step (2)	∑ VH2	V <sub>IN</sub> = 0	-1.0	+1.5	+4.0	-3.0	+1.5	+6.0	mV_
Linearity Error	204977112	V <sub>IN</sub> = ±10V, R <sub>L</sub> = 5kΩ	-	0.005	<del>-</del>	-	0.007	<b>.</b>	% of 10V
Output Noise	E <sub>N (AMS)</sub>	Midely and bloise 100Hz	-	40	-	_	50	-	μVRMS

ELECTRICAL CHARACTERISTICS at V<sub>S</sub> = ±15V, C<sub>H</sub> = 0.005pP, V<sub>LC</sub>connected to ground, 0°C ≤ T<sub>A</sub> ≤ +70°C, unless otherwise noted.

				SMP-10 SMP-11			SMP-101 SMP-111	116		SMP-1		~ D
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	430		SALLAN TO
Zero-Scale Error	Vzs	V <sub>IN</sub> = 0, V <sub>S/H</sub> = 3.5V, (Note 1	) -	0.75	2.0	_	1.0	4.0		2.7	10	
Input Bias Current	l <sub>S</sub>	V <sub>IN</sub> = 0V	-	50	90	-	80	140	_	120	250	-^^
Leakage (Droop) Current	IDR	SMP-10 SMP-11	-	0.05 0.5	0.25 1.8	-	0.080 0.6	0.65 2.8		- 0.7	- 5	An
Droop Rate	dV <sub>C+I</sub> /dt	SMP-10 SMP11	- -	10 100	50 360	-	16 120	130 560	<del>-</del>	140	1000	μV/ms
Voltage Gain	Av	Sample Mode $V_{IN} = \pm 10V, R_L = 5k\Omega$ or $V_{IN} = \pm 5V, R_L = 2.5k\Omega$	0.99955	0.99976	-	0.99950	0.99972	-	0.99930	0.99970	-	<b>v</b> ⁄v
Power Supply Rejection Ratio	PSRR	Sample Mode V <sub>S</sub> = ±9V to ±18V	80	90	-	75	80	-	70	90	-	dB
Logic Control Input Current	I <sub>LC</sub>	V <sub>LC</sub> ≈ 0V	-	-1	-2	_	-1	-3		-1	-4	ДА
Logic Input	Isnu	Sample Mode V <sub>S/H</sub> = 0.6V	_	-5	-15	-	-5	-15	-	-5	-15	μА
Logic input	15/H	Hold Mode V <sub>S/H</sub> = 5.0V	-	0.2	÷	-	0.2	-	-	0.2	-	n <b>A</b>
Differential Logic Threshold	V <sub>IH</sub>		8.0	1.3	2.0	8.0	1.3	2.0	0.8	1.3	2.0	٧

NOTE:

<sup>1.</sup> Guaranteed by design.


<sup>2.</sup> Measured 500µs after hold command.

<sup>1.</sup> Measured 500µs after hold command.

**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $C_H = 0.005 \mu F$ ,  $V_{LC}$  connected to ground,  $-55 ^{\circ}C \le T_A \le + 125 ^{\circ}C$ , unless otherwise noted.


		A			SMP-10 SMP-11			SMP-1		
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Zero-Scale Error	Vzs	$V_{1N} = 0$ , $V_{S/H} = 3.5V$ ,	:Note 1:		1.25	3.0	_	1.60	5.5	mV
Input Bias Current	18	V <sub>IN</sub> = 0V		_	90	180	_	160	280	nA
Leakage (Droop) Current	<sup>1</sup> DR	T <sub>A</sub> = +125°C	SMP-10	_	0.050	0.50	-	0.080	1.22 25 25	nA
Droop Rate	dV <sub>CH</sub> /dt	T <sub>A</sub> = -55°C T <sub>A</sub> = 1·125°C	SMP-10 SMP-11		10 2400 2400	100 4000 4000		16 16 3200 3200	250 5000 5000	μV/ms
Voltage Gain	A <sub>V</sub>	Sample Mode V <sub>IN</sub> = ±10V, R <sub>L</sub> = 5k0 or V <sub>IN</sub> = ±5V, R <sub>L</sub> = 2		0.99950	0.99972	_	0.99940	0.99968	-	<b>V</b> /V
Power Supply Rejection Ratio	PSRR	Sample Mode V <sub>S</sub> = ±9V to ±18V		78	88	_	72	90		σВ
Logid Control Topus Current	ILC	V <sub>LC</sub> = 0V		_	-1	-3		-1	5	Aپ
Logic Input	(O)/72	Sample Mode V <sub>S/H</sub> = 0.6V		_	-5	15	•	5	- 15	μΑ
		) HOLLWOOD	~ ~	****	0.2		-	0.2	_	nΑ
Differential Logic Threshold	V <sub>TH</sub>		7)@/	26		2.0	0.6	1.3	2.0	٧
NOTES: 1. Measured 500µs after hold	command.				1/((	7](0			7 F	J)
BURN-IN CIRCUIT								V L		
1 2 3 4	14 13 12 11						•			<i>S</i> 6

### **BURN-IN CIRCUIT**




<sup>1.</sup> Measured 500µs after hold command.

### **DICE CHARACTERISTICS**



- 2. INPUT
- 3. NULL
- 4. NULL
- 5. NEGATIVE SUPPLY (SUBSTRATE)
- 7. OUTPUT
- 9. POSITIVE SUPPLY
- 11. HOLD CAPACITOR (CH)
- 13. LOGIC THRESHOLD CONTROL (VLC)
- SAMPLE/HOLD COMMAND

DIE SIZE 0.088 > 0.083 inch, 7304 sq. mils (2.235 × 2.108 mm, 4.711 sq. mm)



- 4. NULL
- 2. INPUT 3. NULL
- 5. NEGATIVE SUPPLY (SUBSTRATE)
- OUTPUT
- 9. POSITIVE SUPPLY
- 11. HOLD CAPACITOR (CH)
- 13. LOGIC THRESHOLD
- CONTROL (V<sub>LC</sub>)

  14. SAMPLE/HOLD
  COMMAND

**SMP-11** 

**WAFER TEST LIMITS** at  $V_S = \pm 15V$ ,  $C_H = 0.005 \mu F$ ,  $V_{LC}$  connected to ground,  $T_A = 25 ^{\circ}C$ , unless otherwise noted.

RARAMEYER	SYMBOL	CONDITIONS	SMP-10N SMP-11N LIMIT	SMP-10G SMP-11G LIMIT	UNITS
Zerof Scalle Edra	V <sub>ZS</sub>	V <sub>IN</sub> = 0, V <sub>S/H</sub> = 3.5V Hold Mode, :Note 2:	1.5	3.0	mV MAX
Input Bias Current	169/	V <sub>IN</sub> = 0V	60	90	nA MAX
Leakage : Droop: Current	IDA		0.10 1	0.25 2.5	nA MAX
Droop Rate	dV <sub>CH</sub> /dt	SMP-10 SMP-11	20 200	50 500	μV/ms MAX
Voltage Gain	Av	Sample Mode V <sub>IN</sub> = ± 10V or V <sub>IN</sub> = ±5V	0.99963	1 94953	V/V MIN
Hold Capacitor Charging Current	1 <sub>CH</sub>	V <sub>IN</sub> V <sub>OUT</sub> ≥±3V	30	20	
Input Voltage Range and/or Output Voltage Swing		R <sub>L</sub> = 2.5ks2	<u>)</u> 11	± 10.5	V MIN (
Power Supply Rejection Ratio	PSRR	Sample Mode V <sub>S</sub> = ±9V to ±18V	82	77	dB MIN
Power Consumption	Pu	Sample Mode V <sub>IN</sub> = 0	180	210	mW MAX
Logic Control Input Current	ILC	V <sub>LC</sub> = 0V	-2	- 3	XAM Aų
Logic Input	! <sub>\$/н</sub>	Sample Mode V <sub>S/H</sub> = 0.6V	15	- 15	μA MAX
		Hold Mode V <sub>5/1+</sub> = 5V	0	0	na Max
Differential Logic Threshold	V <sub>TH</sub>	V <sub>LC</sub> = 0	2.0 0.8	2.0 0.8	V MAX V MIN

#### NOTES:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

## TYPICAL ELECTRICAL CHARACTERISTICS at $V_S=\pm\,15V$ , $C_H=0.005\mu F$ , $V_{LC}$ connected to ground, $T_A=25^{\circ}C$ , unless otherwise noted.


PARAMETER	SYMBOL	CONDITIONS	SMP-10N SMP-11N TYPICAL	SMP-10G SMP-11G TYPICAL	UNITS
Acquisition Time	tec	10V step to 0.1% of final value	3.5	3.5	\$ بر
Aperture Time	ten		50	50	ns
Charge Transfer	Q,	V <sub>IN</sub> = 0, V <sub>S/H</sub> = 3.5V	5	5	рС
Slew Rate	SR	V <sub>IN</sub> = ± 10V, R <sub>L</sub> = 2.5k()	10	10	V/μs


<sup>1.</sup> Measured 500µs after hold command.


## TYPICAL PERFORMANCE CHARACTERISTICS




### TYPICAL PERFORMANCE CHARACTERISTICS










HOLD CAPACITOR







**OUTPUT WIDEBAND NOISE** 










## SMP-10/SMP-11 ACQUISITION TIMES




## APPLICATIONS INFORMATION

During the null adjustment, the amplifier should be switched continuously between the "sample" and "hold" mode. The error should be adjusted to read zero when the unit is in the "hold" mode. In this way, both offset voltage errors and charge transfer errors are adjusted to zero.


As shown in the Figure, the sample/hold mode con accomplished by steering the current (I1) through Q1 or Q2 thus providing high-speed switching and a predictable logic threshold. For TTL and DTL interface, simply ground VLC (Pin 13). For CMOS, HTL and HNIL interface, the appropriate

HOLD

### ZERO-SCALE NULL ADJUSTMENT




### LOGIC CONTROL



threshold voltage, allowing for 2 diode drops for D1 and  $V_{\mbox{\footnotesize{BE}}}$ of Q3, should be applied to VLC.

For proper operation, the V<sub>LC</sub> (logic control) must always be at least 3.5V below the positive supply and 2.0V above the negative supply.

Sample-and-hold control voltage (S/H) must always be at least 2.8V above the negative supply.



### **GUARDING AND GROUNDING LAYOUT**

The use of a ground plane is strongly recommended to minimize ground path resistances. Separate analog and digital grounds should be used, and it is advisable to keep these two ground systems isolated until they are tied back to the common system ground. Digital currents should not flow back to the system ground through the analog ground path.

### HOLD CAPACITOR RECOMMENDATIONS

The hold capacitor (CH) acts as a memory element and also as a compensating capacitor for the sample-and-hold amplifier. For stable operation, a minimum value of 2000pF is recommended, with no limit set for the maximum value. The devices have been internally trimmed for CH= 5000pF. Other values of CH will cause a zero-scale shift, which can be calculated from the following equation:

$$\Delta V_{ZS}(mV) = \frac{5 (pC) \times 10^3}{C_H (pF)} - 1$$

The hold capacitor should have very high insulation resistance and low dielectric absorption. For temperatures