# Octal, 13-Bit Voltage-Output DAC with Parallel Interface 

## General Description

The MAX547 contains eight 13-bit, voltage-output digital-toanalog converters (DACs). On-chip precision output amplifiers provide the voltage outputs. The MAX547 operates from a $\pm 5 \mathrm{~V}$ supply. Bipolar output voltages with up to $\pm 4.5 \mathrm{~V}$ voltage swing can be achieved with no external components. The MAX547 has four separate reference inputs; each is connected to two DACs, providing different fullscale output voltages for every DAC pair.
The MAX547 features double-buffered interface logic with a 13-bit parallel data bus. Each DAC has an input latch and a DAC latch. Data in the DAC latch sets the output voltage. The eight input latches are addressed with three address lines. Data is loaded to the input latch with a single write instruction. An asynchronous load (ㄴ﹎) input transfers data from the input latch to the DAC latch. The four [D_inputs each control two DACs, and all DAC latches can be updated simultaneously by asserting all LD_pins. An asynchronous clear (CLR) input resets the output of all eight DACs to AGND. Asserting $\overline{C L R}$ resets both the DAC and the input latch to bipolar zero (1000hex). On power-up, reset circuitry performs the same function as CLR. All logic inputs are TTL/CMOS compatible.
The MAX547 is available in 44-pin plastic quad flat pack and 44-pin PLCC packages.

Applications
Automatic Test Equipment
Minimum Component-Count Analog Systems
Digital Offset/Gain Adjustment
Arbitrary Function Generators
Industrial Process Controls
Avionics Equipment

Features

- Full 13-Bit Performance without Adjustments
- 8 DACs in One Package
- Buffered Voltage Outputs
- Calibrated Linearity
- Guaranteed Monotonic to 13 Bits
- $\pm 5 \mathrm{~V}$ Supply Operation
- Unipolar or Bipolar Outputs Swing to $\pm 4.5 \mathrm{~V}$
- Fast Output Settling ( $5 \mu \mathrm{~s}$ to $\pm 1 / 2 L S B$ )
- Double-Buffered Digital Inputs
- Asynchronous Load Inputs Load Pairs of DAC Latches
- Asynchronous CLR Input Resets DACs to Analog Ground
- Power-On Reset Circuit Resets DACs to Analog Ground - Microprocessor and TTL/CMOS Compatible

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE | INL <br> (LSBs) |
| :---: | :--- | :--- | :---: |
| MAX547ACQH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 PLCC | $\pm 2$ |
| MAX547BCQH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 PLCC | $\pm 4$ |
| MAX547ACMH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 Plastic FP | $\pm 2$ |
| MAX547BCMH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 Plastic FP | $\pm 4$ |
| MAX547BC/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ | $\pm 4$ |

Ordering Information continued at end of data sheet. *Contact factory for dice specifications.

Pin Configurations


## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

## ABSOLUTE MAXIMUM RATINGS




Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{REF}_{-}=4.096 \mathrm{~V}, \mathrm{AGND}_{-}=\mathrm{GND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE-ANALOG SECTION |  |  |  |  |  |  |
| Resolution | N |  | 13 |  |  | Bits |
| Relative Accuracy | INL | MAX547A |  | $\pm 0.5$ | $\pm 2$ | LSB |
|  |  | MAX547B |  | $\pm 0.5$ | $\pm 4$ |  |
| Differential Nonlinearity | DNL | Guaranteed monotonic |  |  | $\pm 1$ | LSB |
| Bipolar Zero-Code Error |  |  |  | $\pm 5$ | $\pm 20$ | LSB |
| Gain Error |  |  |  | $\pm 1$ | $\pm 8$ | LSB |
| Power-Supply Rejection Ratio | PSRR | $\Delta \mathrm{Gain} / \Delta \mathrm{V}_{\mathrm{DD}}$ (Note 1) |  |  | $\pm 0.0025$ | \%/\% |
|  |  | $\Delta \mathrm{Gain} / \Delta \mathrm{V}_{\text {SS }}$ (Note 1) |  |  | $\pm 0.0025$ |  |
| Load Regulation |  | $\mathrm{R}_{\mathrm{L}}=\infty$ to $10 \mathrm{k} \Omega$ |  | 0.3 |  | LSB |
| REFERENCE INPUT (Note 2) |  |  |  |  |  |  |
| Reference Input Range | REF | (Notes 2, 3) | AGND_ |  | VDD | V |
| Reference Input Resistance | RREF | Each REF_ pin (Note 3) | 5 |  |  | $\mathrm{k} \Omega$ |
| ANALOG OUTPUT |  |  |  |  |  |  |
| Maximum Output Voltage |  |  |  | $V_{D D}-0.5$ |  | V |
| Minimum Output Voltage |  |  |  | $\mathrm{V}_{\text {SS }}+0.5$ |  | V |
| DYNAMIC PERFORMANCE-ANALOG SECTION |  |  |  |  |  |  |
| Voltage-Output Slew Rate |  |  |  | 3 |  | V/ $/ \mathrm{s}$ |
| Output Settling Time |  | To $\pm 1 / 2$ LSB of full scale (Note 4) |  | 5 |  | $\mu \mathrm{s}$ |
| Digital Feedthrough |  |  |  | 5 |  | nV -s |
| Digital Crosstalk |  |  |  | 5 |  | nV -s |
| DIGITAL INPUTS (VDD $=5 \mathrm{~V} \pm 5 \%$ ) |  |  |  |  |  |  |
| Input Voltage High | VIH |  | 2.4 |  |  | V |
| Input Voltage Low | VIL |  |  |  | 0.8 | V |
| Input Current | IIN | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| Input Capacitance | CIN | (Note 5) |  |  | 10 | pF |

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{REF}_{-}=4.096 \mathrm{~V}, \mathrm{AGND}_{-}=\mathrm{GND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+2 \overline{5}^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |
| Positive Supply Range | $\mathrm{V}_{\mathrm{DD}}$ | (Note 6) | 4.75 |  | 5.25 | V |
| Negative Supply Range | $\mathrm{V}_{S S}$ | (Note 6) | -5.25 |  | -4.75 | V |
| Positive Supply Current | IDD | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 14 | 44 | mA |
| Negative Supply Current | ISS | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 11 | 40 | mA |

Note 1: PSRR is tested by changing the respective supply voltage by $\pm 5 \%$.
Note 2: For best performance, REF_should be greater than AGND_+ 2 V and less than $\mathrm{V}_{\mathrm{DD}}-0.6 \mathrm{~V}$. The device operates with reference inputs outside this range, but performance may degrade. For further information on the reference, see the Reference and Analog-Ground Inputs section in the Detailed Description.
Note 3: Reference input resistance is code dependent. See Reference and Analog-Ground Inputs section in the Detailed Description.
Note 4: Typical settling time with 1000 pF capacitive load is $10 \mu \mathrm{~s}$.
Note 5: Guaranteed by design. Not production tested.
Note 6: Guaranteed by supply-rejection test.

## TIMING CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{REF}_{-}=4.096 \mathrm{~V}, \mathrm{AGND}_{-}=\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted..$)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP |
| :--- | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ Pulse Width Low | $\mathrm{t}_{1}$ |  | 50 | MAX |
| $\overline{\mathrm{WR}}$ Pulse Width Low | $\mathrm{t}_{2}$ |  | 50 | ns |
| $\overline{\text { LD_Pulse Width Low }}$ | t 3 |  | 50 | ns |
| $\overline{\mathrm{CLR}}$ Pulse Width Low | $\mathrm{t}_{4}$ |  | 100 | ns |
| $\overline{\mathrm{CS}}$ Low to $\overline{\mathrm{WR}}$ Low | t 5 |  | 0 | ns |
| $\overline{\mathrm{CS}}$ High to $\overline{\mathrm{WR}}$ High | t 6 |  | 0 | ns |
| Data Valid to $\overline{\mathrm{WR}}$ Setup | t 7 |  | 50 | ns |
| Data Valid to $\overline{\mathrm{WR}}$ Hold | t 8 |  | 0 | ns |
| Address Valid to $\overline{\mathrm{WR}}$ Setup | t 9 |  | 0 | ns |
| Address Valid to $\overline{\mathrm{WR}}$ Hold | t 10 |  | ns |  |

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

$\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{REF}_{-}=4.096 \mathrm{~V}, \mathrm{AGND}_{-}=\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


4

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{REF}_{-}=4.096 \mathrm{~V}, \mathrm{AGND}_{-}=\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


POSITIVE SETTLING TIME TO FULL-SCALE STEP (ALL BITS OFF TO ALL BITS ON)

$2 \mu \mathrm{~s} / \mathrm{div}$
$R F_{-}=4.096 \mathrm{~V}, \mathrm{C}_{-}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$
DYNAMIC RESPONSE
(ALL BITS OFF, ON, OFF)

$R E_{-}=4.096 \mathrm{~V}, \mathrm{G}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$

FULL-SCALE ERROR
vs. LOAD RESISTANCE


NEGATIVE SETTLING TIME TO FULL-SCALE STEP (ALL BITS ON TO ALL BITS OFF)
 $R E_{-}=4.096 \mathrm{~V}, \mathrm{G}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$

$$
\begin{aligned}
& \text { DIGITAL FEEDTHROUGH } \\
& \text { (GLITCH IMPULSE) }
\end{aligned}
$$



200ns/div
TOP: DIGITAL TRANSITION ON ALL DATA BITS BOTTOM: DACOUTPU WITH WR HIGH $10 \mathrm{mV} / \mathrm{div}$

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

## Typical Operating Characteristics (continued)

$\left(\overline{V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{S S}=-5 \mathrm{~V}, \mathrm{REF}_{-}=4.096 \mathrm{~V}, \mathrm{AGND}_{-}=} \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

ADJACENT-CHANNEL CROSSTALK


500ns/div
$R E_{-}=4.096 \mathrm{~V}, \mathrm{C}_{-}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$
A: DIGITAL INPUTS, DACA, DATA BITS from ALL Os to OAAAhex B: OUTPU, DACB

ADJACENT-CHANNEL CROSSTALK


500ns/div
$R E F_{-}=4.096 \mathrm{~V}, \mathrm{G}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$
A: DIGITAL INPUTS, DACA, DATA BITS from OAAAhex to ALL Os B: OUTUT, DACB

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| PLCC | $\begin{aligned} & \text { FLAT } \\ & \text { PACK } \end{aligned}$ |  |  |
| 1 | 39 | $\overline{\mathrm{CLR}}$ | Clear Input (active low). Driving this asynchronous input low sets the content of all latches to 1000hex. All DAC outputs are reset to AGND. |
| 2 | 40 | AGNDCD | Analog Ground for DAC C and DAC D |
| 3 | 41 | REFCD | Reference Voltage Input for DAC C and DAC D. Bypass to AGNDCD with a $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ capacitor. |
| 4, 42 | 42,36 | VSs | Negative Power Supply, -5 V (2 pins). Connect both pins to the supply voltage. Bypass each pin to the system analog ground with a $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ capacitor. |
| 5 | 43 | VOUTD | DAC D Output Voltage |
| 6 | 44 | VOUTC | DAC C Output Voltage |
| 7 | 1 | VOUTB | DAC B Output Voltage |
| 8 | 2 | VOUTA | DAC A Output Voltage |
| 9,37 | 3,31 | $V_{\text {DD }}$ | Positive Power Supply, 5V ( 2 pins). Connect both pins to the supply voltage. Bypass each pin to the system analog ground with a $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ capacitor. |
| 10 | 4 | REFAB | Reference Voltage Input for DAC A and DAC B. Bypass to AGNDAB with a $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ capacitor. |
| 11 | 5 | AGNDAB | Analog Ground for DAC A and DAC B |
| 12 | 6 | $\overline{\text { LDAB }}$ | Load Input (active low). Driving this asynchronous input low transfers the contents of input latches $A$ and $B$ to the respective DAC latches. |
| 13 | 7 | $\overline{\text { LDCD }}$ | Load Input (active low). Driving this asynchronous input low transfers the contents of input latches C and D to the respective DAC latches. |
| 14 | 8 | $\overline{\mathrm{CS}}$ | Chip Select (active low) |
| 15 | 9 | $\overline{\mathrm{WR}}$ | Write Input (active low). $\overline{\mathrm{WR}}$, along with $\overline{\mathrm{CS}}$, loads data into the DAC input latch selected by A0-A2. |

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

Pin Description (continued)

| PIN |  | FUNCTION |  |
| :---: | :---: | :---: | :--- |
| PLCC | FLAT <br> PACK |  |  |
| 16 | 10 | A2 | Address Bit 2 |
| 17 | 11 | A1 | Address Bit 1 |
| 18 | 12 | A0 | Address Bit 0 |
| $19-31$ | $13-25$ | D12-D0 | Data Bits 12-0 |
| 32 | 26 | $\overline{\text { LDEF }}$ | Load Input (active low). Driving this asynchronous input low transfers the contents of input latches <br> E and F to the respective DAC latches. |
| 33 | 27 | $\overline{\text { LDGH }}$ | Load Input (active low). Driving this asynchronous input low transfers the contents of input latches <br> G and H to the respective DAC latches. |
| 34 | 28 | GND | Digital Ground |
| 35 | 29 | AGNDGH | Analog Ground for DAC G and DAC H |
| 36 | 30 | REFGH | Reference Voltage Input for DAC G and DAC H. Bypass to AGNDGH with a 0.1 $\mu$ F to 1 $\mu$ F capacitor. |
| 38 | 32 | VOUTH | DAC H Output Voltage |
| 39 | 33 | VOUTG | DAC G Output Voltage |
| 40 | 34 | VOUTF | DAC F Output Voltage |
| 41 | 35 | VOUTE | DAC E Output Voltage |
| 43 | 37 | REFEF | Reference Voltage Input for DAC E and DAC F. Bypass to AGNDEF with a 0.1 $\mu \mathrm{F}$ to $1 \mu \mathrm{~F}$ capaci- |
| 44 | 38 | AGNDEF | Analog Ground for DAC E and DAC F |

## Detailed Description

## Analog Section

The MAX547 contains eight 13-bit, voltage-output DACs. These DACs are "inverted" R-2R ladder networks that convert 13-bit digital inputs into equivalent analog output voltages, in proportion to the applied reference voltages. The MAX547 has one reference input (REF_) and one analog-ground input (AGND_) for each pair of DACs. The four REF_ inputs allow different fullscale output voltages for each DAC pair, and the four AGND_ inputs allow different offset voltages for each DAC pair.
The DAC ladder outputs are buffered with op amps that operate with a gain of two. The inverting node of the amplifier is connected to the respective reference input, resulting in bipolar output voltages from -REF_to 4095/4096 REF. Figure 1 shows the simplified DAC circuit.


Figure 1. DAC Simplified Circuit Diagram

# Octal, 13-Bit Voltage-Output DAC with Parallel Interface 

Reference and Analog-Ground Inputs The REF_ inputs can range between $\mathrm{AGND}_{-}$and $\mathrm{V}_{\mathrm{DD}}$. However, the DAC outputs will operate to $V_{D D}-0.6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{SS}}+0.6 \mathrm{~V}$, due to the output amplifiers' voltageswing limitations. The AGND_ inputs can be offset by any voltage within the supply rails. The offset-voltage potential must be lower than the reference-voltage potential. For more information, refer to the Digital Code and Analog Output Voltage section in the Applications Information.
The input impedance of the REF_inputs is code dependent. It is at its lowest value ( $5 \mathrm{k} \Omega \mathrm{min}$ ) when the input code of the referring DAC pair is 0101010101010 (0AAAhex). Its maximum value, typically $50 \mathrm{k} \Omega$, occurs when the code is 0000 hex. When all reference inputs are driven from the same source, the minimum load impedance is $1.25 \mathrm{k} \Omega$. Since the input impedance at $R E F_{-}$is code dependent, load regulation of the reference used is important. For more information, see Reference Selection in the Applications Information section.
The input capacitance at REF_ is also code dependent, and typically varies from 125 pF to 300 pF . Its minimum value occurs when the code of the referring DAC pair is set to all 0 s. It is at its maximum value with all 1 s on both DACs.

## Output Buffer Amplifiers

The MAX547's voltage outputs are internally buffered by precision gain-of-two amplifiers with a typical slew rate of $3 \mathrm{~V} / \mu \mathrm{s}$. With a full-scale transition at its output, the typical settling time to $\pm 1 / 2 \mathrm{LSB}$ is $5 \mu \mathrm{~s}$ when loaded with $10 \mathrm{k} \Omega$ in parallel with 50 pF , or $6 \mu \mathrm{~s}$ when loaded with $10 \mathrm{k} \Omega$ in parallel with 100 pF .

## Digital Inputs and Interface Logic

All digital inputs are compatible with both TTL and CMOS logic. The MAX547 interfaces with microprocessors using a data bus at least 13 bits wide. The interface is double buffered, allowing simultaneous update of all DACs. There are two latches for each DAC (see Functional Diagram): an input latch that receives data from the data bus, and a DAC latch that receives data from the input latch. Address lines A0, A1, and A2 select which DAC's input latch receives data from the data bus, as shown in Table 1. Transfer data from the input latches to the DAC latches by asserting the asynchronous $\overline{\text { LD__ }}$ signal. Each DAC's analog output reflects the data held in its DAC latch. All control inputs are level triggered.
Data can be latched or transferred directly to the DAC. CS and WR control the input latch and LD_ transfers information from the input latch to the DAC latch. The input latch is transparent when $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ are low, and

Table 1. MAX547 DAC Addressing

| A2 | A1 | A0 | FUNCTION |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | DAC A input latch |
| 0 | 0 | 1 | DAC B input latch |
| 0 | 1 | 0 | DAC C input latch |
| 0 | 1 | 1 | DAC D input latch |
| 1 | 0 | 0 | DAC E input latch |
| 1 | 0 | 1 | DAC F input latch |
| 1 | 1 | 0 | DAC G input latch |
| 1 | 1 | 1 | DAC H input latch |



Figure 2. Input Control Logic
the DAC latch is transparent when $\overline{L D_{-}}$is low. The address lines (A0, A1, A2) must be valid throughout the time $\overline{C S}$ and WR are low (Figure 3). Otherwise, the data can be inadvertently written to the wrong DAC. Data is latched within the input latch when either $\overline{C S}$ or WR is high. Taking $\overline{L D}$ _high latches data into the DAC latches.
If $\overline{L D}$ is brought low when $\overline{W R}$ and $\overline{C S}$ are low, it must be hèld low for $\mathrm{t}_{3}$ or longer after WR and CS are high (Figure 3).
Pulling the asynchronous $\overline{C L R}$ input low sets all DAC outputs to a nominal 0 V , regardless of the state of CS , $\overline{\mathrm{WR}}$, and $\overline{\mathrm{LD}}$. Taking $\overline{\mathrm{CLR}}$ high latches 1000 hex into all input latches and DAC latches.

# Octal, 13-Bit Voltage-Output DAC with Parallel Interface 

## Table 2. Interface Truth Table

| $\overline{\mathbf{C L R}}$ | $\overline{\mathbf{L D}} \mathbf{-}$ | $\overline{\mathrm{WR}}$ | $\overline{\mathbf{C S}}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 0 | Both latches transparent |
| 1 | 1 | 1 | X | Both latches latched |
| 1 | 1 | X | 1 | Both latches latched |
| 1 | X | 0 | 0 | Input latch transparent |
| 1 | X | 1 | X | Input latch latched |
| 1 | X | X | 1 | Input latch latched |
| 1 | 0 | X | X | DAC latch transparent |
| 0 | X | X | X | All input and DAC latches at <br> 1000hex, outputs at AGND |



NOTES:

1. ALL INPUT RISE AND FALL TIMES MEASURED FROM $10 \%$ TO $90 \%$ OF $+5 \mathrm{~V} . \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}$.
2. MEASUREMENT REFERENCELEVEL IS
$\left(\mathrm{V}_{\text {INH }}+\mathrm{V}_{\text {INL }}\right) / 2$.
3. IF $\overline{L D}$ _ IS ACTIVATED WHILE $\overline{W R}$ IS LOW THEN $\overline{L D}$ _ MUST STAY LOW FORt $_{3}$ OR LONGER AFTER WR GOES HIGH.

## Applications Information

## Multiplying Operation

The MAX547 can be used for multiplying applications. Its reference accepts both DC and AC signals. The voltage at each REF_ input sets the full-scale output voltage for its respective DACs. Since the reference inputs accept only positive voltages, multiplying operation is limited to two quadrants. Do not bypass the reference inputs when applying AC signals to them. Refer to the graphs in the Typical Operating Characteristics for dynamic performance of the DACs and output buffers.

Digital Code and Analog Output Voltage
The MAX547 uses offset binary coding. A 13-bit twoscomplement code can be converted to a 13-bit offset binary code by adding $2^{12}=4096$.

Bipolar Output Voltage Range (AGND_= OV) For symmetrical bipolar operation, tie AGND_ to the system ground. Table 3 shows the relationship between digital code and output voltage. The following paragraphs give a detailed explanation of this mode.
The DAC ladder output voltage ( $\mathrm{V}_{\mathrm{DAC}}$ ) is multiplied by 2 and level shifted by the reference voltage, which is internally connected to the output amplifiers (Figure 1). Since the feedback resistors are the same size, the amplifier's output voltage is 2 times the voltage at its noninverting input, minus the reference voltage.

$$
\text { VOUT }=2\left(\mathrm{~V}_{\mathrm{DAC}}\right)-\mathrm{REF}_{-}
$$

where VDAC is the voltage at the amplifier's noninverting input (DAC ladder output voltage), and REF_ is the voltage applied to the reference input of the DAC.
With AGND_connected to the system ground, the DAC ladder output voltage is:

$$
V_{D A C}=\frac{D}{2^{n}}\left(R E F_{-}\right)=\frac{D}{2^{13}}\left(R_{-}\right)
$$

where $D$ is the numeric value of the DAC's binary input code and $n$ is the DAC's resolution ( 13 bits). Replace $V_{D A C}$ in the equation and calculate the output voltage.

$$
\begin{aligned}
\text { VOUT }_{-} & =2\left(\frac{\mathrm{D}}{2^{13}}\right)\left(\mathrm{REF}_{-}\right)-\operatorname{REF}_{-} \\
& =\operatorname{REF}_{-}\left(\frac{\mathrm{D}}{2^{12}}-1\right)=\operatorname{REF}_{-}\left(\frac{\mathrm{D}}{4096}-1\right)
\end{aligned}
$$

D ranges from $0\left(2^{0}\right)$ to $8191\left(2^{13}-1\right)$.

$$
1 \mathrm{LSB}=\mathrm{REF}_{-}\left(\frac{1}{4096}\right)
$$

Figure 3. Write-Cycle Timing

# Octal, 13-Bit Voltage-Output DAC with Parallel Interface 

Table 3. MAX547 Bipolar Code Table
(AGND_= OV)

| INPUT | OUTPUT |
| :---: | :---: |
| 1111111111111 | + REF $_{-}\left(\frac{4095}{4096}\right)$ |
| 1000000000001 | + REF $_{-}\left(\frac{1}{4096}\right)$ |
| 1000000000000 | $0 V$ |
| 0111111111111 | - REF $_{-}\left(\frac{1}{4096}\right)$ |
| 0000000000001 | - REF $_{-}\left(\frac{4095}{4096}\right)$ |
| 0000000000000 | $-R_{-}$ |



Figure 4. Offsetting AGND_

## Positive Unipolar Output Voltage Range

(AGND_ = REF_/2)
For positive unipolar output operation, set AGND_ to (REF/2). For example, if you use Figure 4's circuit with, a 4.096 V reference and offset AGND_ by 2.048 V with matched resistors ( $\mathrm{R} 1=\mathrm{R} 2$ ) and an op amp, it results in a 0 V to 4.0955 V (nominal) unipolar output voltage, where $1 \mathrm{LSB}=500 \mu \mathrm{~V}$. In general, the maximum current flowing out of any AGND_pin is given by:

$$
\mathrm{I}_{\mathrm{AGND}_{-}}=\left(\frac{\text { REF }_{-}-\mathrm{AGND}_{-}}{5 \mathrm{k} \Omega}\right)
$$

Table 4. MAX547 Positive Unipolar Code Table (AGND_= $\frac{\text { REF }_{-}}{2}$ )

| INPUT | OUTPUT |
| :---: | :---: |
| 1111111111111 | + REF $_{-}\left(\frac{8191}{8192}\right)$ |
| 1000000000000 | + REF_/2 |
| 0000000000000 | OV |

## Customizing the Output Voltage Range

The AGND_inputs can be offset by any voltage within the supply rails if the voltage at the referring REF_input is higher than the voltage at the AGND_input. Select the reference voltage and the voltage at AGND_ so the resulting output voltages do not come within $\pm 0.6 \mathrm{~V}$ of the supply rails. Figure 4's circuit shows one way to add positive offset to AGND_; make sure that the op amp used has sufficient current-sink capability to take up the remaining AGND_current:

$$
\mathrm{I}_{\mathrm{AGND}_{-}}=\left(\frac{\mathrm{REF}_{-}-\mathrm{AGND}_{-}}{5 k \Omega}\right)
$$

Another way is to digitally offset AGND by connecting the output of one DAC to one or more $A \bar{G} N D$ _ inputs. Do not connect a DAC output to its own AGND_input.
Table 5 summarizes the relationship between the reference and AGND_ potentials and the output voltage in the different modes of operation.

Power-Supply Sequencing
The sequence in which the supply voltages come up is not critical. However, we recommend that on power-up, $\mathrm{V}_{S S}$ comes up first, $\mathrm{V}_{\mathrm{DD}}$ next, followed by the reference voltages. If you use other sequences, limit the current into any reference pin to 10 mA . Also, make sure that $\mathrm{V}_{\mathrm{SS}}$ is never more than 300 mV above ground. If there is a risk that this can occur at power-up, connect a Schottky diode between $\mathrm{V}_{\text {SS }}$ and GND, as shown in Figure 5 . We recommend that you not power up the logic input pins before establishing the supply voltages. If this is not possible and the digital lines can drive more than 10 mA , you should place current-limiting resistors (e.g., 470 $)$ ) in series with the logic pins.

## Reference Selection

If you want a $\pm 2.5 \mathrm{~V}$ full-scale output voltage swing, you can use the MAX873 reference. It operates from a single 5 V supply and is specified to drive up to 10 mA . Therefore, it can drive all four reference inputs simultaneously. Because the maximum load impedance can vary from $1.25 \mathrm{k} \Omega$ to $12.5 \mathrm{k} \Omega$ (four reference inputs in parallel), the reference load current ranges from 2 mA to $0.2 \mathrm{~mA}(1.8 \mathrm{~mA}$ maximum load step). The MAX873's

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

## Table 5. Reference, AGND_ and Output Relationships

| PARAMETER | BIPOLAR OPERATION (AGND_= OV) | POSITIVE UNIPOLAR OPERATION <br> (AGND_= REF_/2) | CUSTOM OPERATION |
| :---: | :---: | :---: | :---: |
| Bipolar Zero Level, or Unipolar Mid-scale, (Code $=1000000000000)$ | AGND_( $=0 \mathrm{~V}$ ) | $A G N D_{-}\left(=\frac{\mathrm{REF}_{-}}{2}\right)$ | AGND_ |
| Differential Reference Voltage (VDR) | REF_ | REF」/2 | REF_- AGND_ |
| Negative Full-scale Output (Code = All Os) | -REF_ | OV | AGND_- VDR |
| Positive Full-Scale Output (Code = All 1s) | $\left(\frac{4095}{4096}\right)\left(\mathrm{REF}_{-}\right)$ | $\left(\frac{8191}{8192}\right)\left(\mathrm{REF}_{-}\right)$ | AGND $_{-}+\left(\frac{4095}{4096}\right)\left(\mathrm{V}_{\mathrm{DR}}\right)$ |
| LSB Weight | $\frac{\mathrm{REF}}{4096}$ | $\left(\frac{\mathrm{REF}_{-}}{8192}\right)$ | $\frac{\text { VDR }}{4096}$ |
| VOUT_ as a Function of Digital Code (D, 0 to 8191) | $\left(\frac{D}{4096}-1\right)\left(R E F_{-}\right)$ | $\left(\frac{\mathrm{D}}{8192}\right)\left(\mathrm{REF}_{-}\right)$ | $A G N D_{-}+\left(\frac{D}{4096}-1\right)\left(V_{D R}\right)$ |

load regulation is specified to $20 \mathrm{ppm} / \mathrm{mA}$ max over temperature, resulting in a maximum error of 36ppm $(90 \mu \mathrm{~V})$. This corresponds to a maximum error caused by reference load regulation of only 0.147 LSB $[0.147 \mathrm{LSB}=90 \mu \mathrm{~V} /(5 \mathrm{~V} / 8192) \mathrm{LSB}]$ over temperature.
If you want a $\pm 4.096 \mathrm{~V}$ full-scale output swing ( $1 \mathrm{LSB}=$ 1 mV ), you can use the calibrated, low-drift, low-dropout MAX676. Operating from a 5 V supply, it is fully specified to drive two REF_inputs with less than $60.4 \mu \mathrm{~V}$ error ( 0.0604 LSB) over temperature, caused by the maximum load step.

## Reference Buffering

Another way to obtain high accuracy is to buffer a reference with an op amp. When driving all reference inputs simultaneously, keep the closed-loop output impedance of the op amp below $0.03 \Omega$ to ensure an error of less than 0.1 LSB . The op amp must also drive the capacitive load (typically 500 pF to 1200 pF ).
Each reference input can also be buffered separately by using the circuit in Figure 6. A reference load step caused by a digital transition only affects the DAC pair where the code transition occurs. It also allows the use of references with little drive capability. Keep the closed-loop output impedance of each op amp below $0.12 \Omega$, to ensure an error of less than 0.1 LSB . Figure 6 shows the op amp's inverting input directly connected to the MAX547's reference terminal. This eliminates the


Figure 5. Optional Schottky Diode between VSs and GND
influence of board lead resistance by sensing the voltage with a low-current path sense line directly at the reference input.
Adding feedback resistors to individual reference buffer amplifiers enables different reference voltages to be generated from a single reference.

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface



Figure 6. Reference Buffering

## Power-Supply Bypassing and Ground Management Ground Management

For optimum performance, use a multilayer PC board with an unbroken analog ground. For normal operation, when all AGND_ pins are at the same potential, connect the four AGND_ pins directly to the ground plane or connect them together in a "star" configuration. The center of this star point is a good location to connect the digital system ground with the analog ground.
If you are using a single common reference voltage, you can connect the reference inputs together using a "star" configuration. If you are using DC reference voltages, bypass each reference input with a $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ capacitor to AGND_.
, use a mutlayer PC board

## _Ordering Information (continued)

| PART | TEMP. RANGE | PIN-PACKAGE | INL <br> (LSBs) |
| :---: | :---: | :--- | :---: |
| MAX547AEQH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 PLCC | $\pm 2$ |
| MAX547BEQH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 PLCC | $\pm 4$ |
| MAX547AEMH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Plastic FP | $\pm 2$ |
| MAX547BEMH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Plastic FP | $\pm 4$ |

## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

Functional Diagram


## Octal, 13-Bit Voltage-Output DAC with Parallel Interface



TRANSISTOR COUNT: 8987
SUBSTRATE CONNECTED TO VDD
$\qquad$

# Octal, 13-Bit Voltage-Output DAC with Parallel Interface 

Package Information


## Octal, 13-Bit Voltage-Output DAC with Parallel Interface

תVIXINI is a registered trademark of Maxim Integrated Products.

