CMOS LSI

LC78855KM

Digital Audio D/A Converter with Built-in Digital Filters



Preliminary

Overview

The LC78855KM is a $\Sigma \Delta$ D/A converter with built-in digital filters for use in digital audio products.


Features

- 8× oversampling digital filters
- Digital de-emphasis (for Fs = 44.1 kHz)
- · Digital attenuation (with serial input)
- Soft muting (with parallel inputs)
- · Supports double-speed playback.
- Supports a 384 fs system clock.
- PWM output
- Single 5 V power supply
- Si gate CMOS process

Package Dimensions

unit: mm

3091-MFP28



Specifications

Absolute Maximum Ratings at Ta = 25°C

| Parameter | Symbol | Conditions | Ratings | Unit |
|------------------------|----------------------|------------|-------------------------------|------|
| Maximum supply voltage | V _{DD} max | | -0.3 to +7.0 | V |
| Maximum input voltage | V _{IN} max | | -0.3 to V _{DD} + 0.3 | v |
| Maximum output voltage | V _{OUT} max | | -0.3 to V _{DD} + 0.3 | ٧ |
| Operating temperature | Topr | | -30 to +75 | °C |
| Storage temperature | Tstg | | -40 to +125 | °C |

Allowable Operating Ranges at Ta = -30 to +75°C

| Parameter | Symbol | Conditions | min | typ | max | Unit |
|---------------------|-----------------|------------|-----|-----|-----------------|------|
| Supply voltage | V _{DD} | | 4.5 | 5.0 | 5.5 | V |
| Input voltage range | V _{IN} | | 0 | | V _{DD} | v |

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN


| Parameter | Symbol | Conditions | min | typ | max | Unit |
|------------------------------|-------------------|-----------------------------|-----------------------|-----|---------------------|------|
| Input high level voltage (1) | V _{IH} 1 | The XIN pin | 0.7 V _{DD} | | | V |
| Input low level voltage (2) | V _{IL} 1 | The XIN pin | | | 0.3 V _{DD} | V |
| Input high level voltage (1) | V _{IH} 2 | Pins other than the XIN pin | 2.2 | | | v |
| Input low level voltage (2) | V _{IL} 2 | Pins other than the XIN pin | | | 0.8 | v |
| Output high level voltage | VOH | i _{OH} = -1 μA | V _{DD} - 0.1 | | | V |
| Output low level voltage | VoL | l _{OL} == 1 μA | | | 0.1 | V |
| Allowable power dissipation | Pd | V _{DD} = 5.0 V | | 175 | 250 | mW |


DC Characteristics at Ta = -30 to +75°C, V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V

AC Characteristics at Ta = –30 to +75°C, V_{DD} = 4.5 to 5.5 V, V_{SS} = 0 V

| Parameter | Symbol | Conditions | min | typ | max | Unit |
|----------------------|--------------------|-----------------|------|------|------|------|
| Oscillator frequency | fx | | | 16.9 | 18.5 | MHz |
| BCLK frequency | facx | | | | 2.4 | MHz |
| BCLK pulse width | twB | | 100 | | | ns |
| Data setup time | tos | | 20 | | | ns |
| Data hold time | t _{DH} | | 20 | | | ns |
| LRCK setup time | tLS | | 50 | | | ns |
| LRCK hold time | Цн | | 50 | | | ns |
| CNT1 pulse period | ^t SHIFT | | 1000 | | | ns |
| CNT1 pulse width | tws | · · · · · · · · | 300 | | | ns |
| CNT2 pulse width | t _{WL} | | 300 | | | ns |

Timing Diagrams






CNT2

| Parameter | Symbol | Conditions | min | typ | max | Unit |
|---------------------------|---------|-------------|-----|-----|------|------|
| Total harmonic distortion | THD + N | 1 kHz, 0 dB | | | 0.01 | % |
| Signal-to-noise ratio | S/N | JIS-A | 93 | | | dB |
| Crosstalk | СТ | 1 kHz, 0 dB | 80 | | | dB |
| Full-scale output level | VFS | * | | 1.7 | | Vrms |
| Dynamic range | DR | JIS-A | 83 | | | dB |

Analog Characteristics at Ta = 25° C, V_{DD} = 5.0 V


Note: * For a 1 kHz, 0 dB input, measured in the circuit presented as a sample application circuit.

Block Diagram



A01797

Pin Assignment



Pin Functions


| Pin No. | Function | Function |
|---------|--------------------|--|
| 1 | RESETB | Reset input (Internal circuits are initialized when a low level is input to this pin.) |
| 2 | CNT1 | When MODE = low: Control data shift clock When MODE = high: Emphasis on/off switch |
| 3 | CNT2 | When MODE = low: Control data tatch signal input When MODE = high: Standard speed/double speed switch |
| 4 | CNT3 | When MODE = low: Control data input When MODE = high: Soft muting input |
| 5 | BCLK | Bit clock input |
| 6 | LRCK | LR dock input |
| 7 | DATA | Digital audio data input |
| 8 | MODE | Serial/parallel input setting |
| 9 | CLKOUT | Clock output |
| 10 | XV _{DD} | Oscillator amplifier power supply |
| 11 | XIN | Oscillator amplifier input |
| 12 | XOUT | Oscillator amplifier output |
| 13 | XGND | Oscillator amplifier ground |
| 14 | DGND | Digital system ground |
| 15 | MUTERO | Right channel muting signal output |
| 16 | TEST | Test pin (Must be tied low in normal operation.) |
| 17 | AV _{DD} 4 | Analog system power supply |
| 18 | OUTRA | Right channel output A |
| 19 | AGND2 | Analog system ground |
| 20 | OUTRB | Right channel output B |
| 21 | ۵۷ _{DD} 3 | Analog system ground |
| 22 | AV _{DD} 2 | Analog system ground |
| 23 | OUTLB | Left channel output B |
| 24 | AGND1 | Analog system ground |
| 25 | OUTLA | Left channel output A |
| 26 | AV _{DD} 1 | Analog system ground |
| 27 | MUTELO | Left channel muting signal output |
| 28 | DVDD | Digital system power supply |

LC78855KM Operation

The LC78855KM consists of two major sections; a digital filter block and a D/A converter.


- 1. Digital Filter Block
 - Standard speed operation

The LC78855KM implements 8× oversampling using three filters: a 43rd order FIR filter, an 11th order FIR filter and a third order FIR filter. De-emphasis is performed using a first order IIR filter.




· Double speed operation

This mode is used, for example, for dubbing a CD to a cassette at double speed. The XIN pin functions in the same manner as in standard mode, but the BCLK, LRCK and DATA signals are input at twice the speed. After deemphasis is performed with a first order IIR filter 4× oversampling is performed using two filters: a 43rd order FIR filter and a third order FIR filter.




2. 1-Bit D/A Converter Block

The 1-bit D/A converter block takes the 8 Fs data input and outputs it as a 384 Fs 1-bit data series.



Input Settings


1. Input data format



2. Mode setting

• Serial input mode (MODE = low)

Attenuation data, de-emphasis on/off and the standard speed/double speed settings are input to the three lines CNT1, CNT2 and CNT3.



 Parallel input mode (MODE = high) CNT1 functions as emphasis on/off.
 CNT2 functions as the standard/double speed switch.
 CNT3 functions as the soft muting on/off switch.

Standard speed/double speed settings

| Mode | Input signal | Low | High |
|---------------------|--------------|----------------|--------------|
| Serial input mode | ND | Standard speed | Double speed |
| Parallel input mode | CNT2 | Standard speed | Double speed |

- De-emphasis settings

| Mode | Input signal | Low | High |
|----------------------|--------------|-----|------|
| Serial input mode | EMP | Off | On |
| Parallel input mode | CNT1 | Off | On |
| Do omobosis supporte | | | |

De-emphasis supports an Fs of 44.1 kHz.

A01799

A01800

- Attenuation data settings (serial input mode)

When D7 is low: Bits D0 to D6 are input as attenuation data.

When D7 is high: Bits D0 to D6 are not input and no attenuation data transformation is performed.

The table below shows the relationship between the attenuation data and the output.

| Attenuation data | Audio output (dB) |
|------------------|-------------------|
| 7F (HEX) | 0 |
| 7E (HEX) | -0.137 |
| | |
| | • |
| | • |
| 01 (HEX) | -42.144 |
| 00 (HEX) | |

The attenuation for the values 01 to 7E (hexadecimal) is given by the following formula.


Attenuation = $20 \cdot \log(\text{input data}/128)$ (dB)

The digital attenuation interval shifts with a slope of 1024/Fs (s) from 0 to $-\infty$ (dB). If new data is input during a transition, the value begins to change towards the new value at that time.

- Soft muting switch (parallel input mode)
 Soft muting can be applied by switching the value input to pin CNT3.
 When CNT3 is high, soft muting will be applied.
 Soft muting shifts the amplitude from 0 to -∞ (dB) at 1024/Fs (s).
- 3. Initialization

The LC78855KM requires initialization when power is first applied and when the system clock is switched. A reset can be effected by setting the RESETB pin to the low level. The time that low level is held must be at least the time necessary for the power supply voltage to stabilize, the XIN, BCLK and LRCK signals to be applied and for LRCK to complete at least one cycle as shown in the figure below.

When RESETB is low, all digital outputs and the internal noise shaper go to zero and the D/A converter outputs an analog zero.



LC78855KM Outputs

1. CLKOUT

This pin outputs a clock with the same frequency as the signal input to XIN.


2. MUTELO, MUTERO

These signals output a high level if the attenuation coefficient goes to zero or if the data in each channel has been zero for 2^{13} or more times in a row.


3. OUTLA, OUTLB, OUTRA, OUTRB


The LC78855KM data output is output from these four pins in synchronization with the XIN clock. High precision analog signals can be acquired by passing these outputs through differential amplifiers and a low-pass filter. The figure below shows the details of this circuit structure.


Sample Output Block Structure



Filter Characteristics








Downloaded from Elcodis.com electronic components distributor

Sample Application Circuit



No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
 Anyone purchasing any products described or contained herein for an above-mentioned use shall:

 ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litgation and all damages, cost and expenses associated with such use:
 ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and employees jointly or severally.

 Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.