

CMOS SINGLE-CHIP 4-BIT **MICROCOMPUTER**

MB8850 SERIES

T-49-19-44

TM335-A871: January 1987

CMOS SINGLE-CHIP 4-BIT MICROCOMPUTER

The Fujitsu MB8850 series CMOS single-chip 4-bit microcomputer family is a CMOS version of the conventional MB8840 series. Its architecture and instruction set are almost same as the MB8840 series. By CMOS process, MB8850 series operate with low power dissipation, and further the standby function enable the data retention with lower current.

MB8850 series consists of the MB8851, 52, 54, 55, 56, and 58. This series contain max. 2K by 8-bit mask ROM (program memory), max. 128 by 4-bit static RAM (data memory), max. 37 I/O lines (including a serial port), an 8-bit timer/counter, a clock generator, and programmable logic array (PLA).

They are fabricated by the silicon-gate CMOS process, and operate with a single power supply and a 4MHz clock with a prescaler (minimum instruction execution time is 3.0µs). And they are packaged in 42-pin plastic standard/shrink DIP (MB8851), 28-pin plastic standard/shrink DIP (MB8852/54), or 48-pin plastic flat package (MB8855/56/58).

CMOS technology allows the device to operate with low power dissipation (6mA typ. at 1MHz), and further the standby function enables data retention with lower current (100µA max. at VCC=6V).

For user's development of the MB8850 series based system, Fujitsu provides the MB8840/50 crossassembler and host emulator which run on the CP/M-86 and PC-DOS machines, the MB2115 series evaluation board system, and the MB8850U1/U2 and MB8850H piggyback EPROM evaluation devices which have an external 2K x 8-bit EPROM (MBM27C32A). These development tools enable users to minimize their development time and cost.



42-PIN PLASTIC STANDARD DIP (DIP-42P-M01)

42-PIN PLASTIC SHRINK DIP (DIP-42P-M02)


MB8852M/54M MB8852-PSH/54-PSH



STANDARD DIP (DIP-28P-M02)

28-PIN PLASTIC 28-PIN PLASTIC SHRINK DIP (DIP-28P-M03)

MB8855M/56M/58M



48-PIN PLASTIC FLAT PACKAGE (FPT-48P-M02)

MB8850U1/U2-C



42-PIN CERAMIC MODULE (MDP-42C-P04)

www.DataSheetAll.com This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

FEATURES

- CMOS Single-chip 4-bit Microcomputer
- Program Memory:
 - o MB8851/52 (MB8855/56): 2K x 8 bit mask ROM
 - o MB8854 (MB8858) : 1K x 8 bit mask ROM
- Data Memory:
 - o MB8851/52 (MB8854/56): 128 x 4 bit static RAM
 - o MB8854 (MB8858) : 64 x 4 bit static RAM
- I/O Lines:
- -MB8851 (MB8855):
 - o K-Port: 4-bit parallel input-only port
 - o P-Port: 4-bit parallel output-only port
 - o O-Port: 8-bit parallel output-only port
 - o R-Port: Four 4-bit parallel or 16 individual input/output ports
- o C-Port: Serial I/O, interrupt input, timer/counter input, and timing output -MB8852/54 (MB8856/58):
 - o K-Port: 4-bit parallel input-only port
 - o O-Port: 8-bit parallel output-only port
 - o R-Port: Two 4-bit parallel and one 3-bit parallel or 11 individual input/output ports
 - o C-Port: Interrupt input and timer/counter input
- Two Mask Option Output Port Types for O-, P-, and R-Ports:
 - o Standard open-drain
 - o Standard pull-up
- On-chip Mask-programmable PLA (Programmable Logic Array) for Data Conversion at O-Port
- 8-bit Programmable Timer/Counter with Two Clock Modes:
 - o Internal clock (Timer)
- .o External clock (Counter)
- Serial I/O with 4-bit Serial Buffer/Two Clock Modes (MB8851/55):
 - o Internal clock
 - o External clock
- Mask Option Serial Port Output Latch:
 - o With prescaler
 - o Without prescaler
- On-chip Clock Generator:
 - o Crystal/ceramic Resonator or External Clock Drive
- Mask Option Divid-by-two Clock Prescaler for Expanding Clock Range
- Single-level Three Priority Source Maskable Interrupt:
 - o External
 - o Timer/counter overflow
 - o Serial buffer full/empty
- 4 Nesting Levels for Subroutine Call

FUJITSU


MB8850 SERIES


FEATURES (Continued)


- Instruction Set: Same as MB8840, MB8850F/50B/50H series instruction set
 - o Number of instructions : 70(MB8851/55), 69(MB8852/54/56/58)
 - o Instruction length/cycle: 1 byte/1 cycle or 2 bytes/2 cycles
 - : 3 µs min. using 4 MHz clock with prescaler

(or 2 MHz clock without prescaler)


- Mask Option Standby Function:
 - o No standby function
 - o Hardware-initiation standby function
- · Low Power Dissipation:
- -Standard/A-version:
 - 6 mA max. at $V_{\mbox{\footnotesize{CC}}}\mbox{=}5.5\mbox{\footnotesize{V}}$ and fc=1 MHz (Active mode)
 - o 100 µA max. at VCC=3.0V and fc=0 MHz (Standby mode)
 - -L-version:
 - o 3 mA max. at $V_{CC}=4.0V$ and fc=0.5MHz (Active mode)
 - o 100 µA max. at VCC=3.0V and fc=0 MHz (Standby mode)
- Single Power Supply Three Supply Voltage Versions:
 - o Standard version: 4.5V to 5.5V (Active mode)
 - 3.5V to 6.0V (Standby mode) (No suffix)
 - : 3.5V to 6.0V (Active mode) o A-version
 - 3.0V to 6.0V (Standby mode) (Suffix A) : 2.5V to 4.0V (Active mode) o L-version
 - 2.0V to 4.0V (Standby mode) (Suffix L)
- Wide Operating Temperature Range: o T_A = -40°C to +85°C (Standard version) o T_A = -30°C to +70°C (A and L versions)
- Silicon-gate CMOS Process
- Five Package Types:
- -MB8851/A/L:
- o 42-pin plastic standard DIP: (Suffix M)
- o 42-pin plastic shrink DIP: (Suffix -PSH)
- -MB8852/A/L and MB8854/A/L:
 - o 28-pin plastic standard DIP: (Suffix M)
- o 28-pin plastic shrink DIP: (Suffix -PSH)
- -MB8855/A/L, MB8856/A/L, MB8857/A/L, and MB8858/A/L:
- o 48-pin plastic flat package: (Suffix M)
- Powerful Development Support:
 - o Intellec Series III MDS cross-assembler (SM05212-A010)
 - o CP/M-86 and PC-DOS cross-assembler (SM07412-A012/SMXXXXX-XXXX)
 - o CP/M-86 and PC-DOS host emulator software for monitoring evaluation board and symbolic debugging (SM07412-G022/SMXXXXX-XXXX)
 - o MB2115 series evaluation board (-01, -02, -04, and -33A) for software debugging
 - o MB8850U1/U2 CMOS piggyback EPROM evaluation device








FUJITSU





FUJITSU

PIN DESCRIPTION

Fig. 1 and Table 1 show the pin assignment and pin description of the MB8850 series. Table 1: PIN DESCRIPTION

TADLE 1:				
		No. MB8852		
C1	LIBOODI		T	Name & Function
Symbol	(MB8855)	(MB8856)	Type	Name & Function
	(EDOGDO)			
• Power S	lunn 1 er	(MB8858)		
	42	28		+5V DC power supply pin.
ACC	(19)	(19)	_ 1	+5v be power supply pin.
¥7	21	14		Ground pin.
VSS	(41)	(41)	_	Ground pin.
• Clock	(41)	(41)		
EX	1	1	I	Oscillator Input: Input to the inverting amplifier
1545	(20)	(20)	-	that forms the on-chip oscillator. An external
	(20)	(20)		crystal/ceramic resonator is connected between the
				EX and X pins. When an external oscillator is
				used, the EX pin receives the exter-nal oscillator
	ļ	1		signal. This pin is a non-hysteresis input.
	i	1.		dignar. Into pin 13 a non nyaceredia impec.
x	2	2	0	Oscillator Output: Output of the inverting ampli-
	(21)	(21)		fier that forms the on-chip oscillator, and input
	\/	\/		to the internal clock generator. An external
	ļ	1		crystal/ceramic resonator is connected between the
		i		EX and X pins. When an external oscillator is
	1	;		used, the X pin should be left open.
	1			
				In MB8852 (MB8856) and MB8854 (MB8858), this X pin
	1			is common to the STBY pin. Either of them is se-
	1			lected using mask option. When the crystal/ceramic
	1			resonator is implemented, the X pin selected.
	1	1		<u> </u>
• Device	Control			
RESET	3	3	I	Reset: An external reset input to the internal
	(22)	(24)		reset circuit. A low level on the RESET pin for-
				cedly stops the MCU's operations, and initializes
				its internal state. After the RESET pin returns
1	1	1		high, the MCU restarts execution of program from
	1	j		address #0 (of page #0). The RESET pulse must be
				low for at least two instruction cycles (12 clock
			l	periods: 6µs at 4MHz crystal with prescaler) while
	1			the oscillator is stably running after power on.
				An external capacitor (with an internal pull-up
			ļ.	resistor) or RC-network, whose time constant
			l	should be enough longer than the reset time
		1	l	required, is needed as the external reset circuit.
			1	
1				A power-on reset operation requires an external
	1		1	RC-network, whose time constant should be than the
	1			supply voltage (VCC) rise time and the oscillator
1		-	1	stabilization time.
1				

MB8850 SERIES

FUJITSU HIMIMU

Table 1: PIN DESCRIPTION (Continued)

Symbol	MB8851 (MB8855)	(MB8856) MB8854 (MB8858)		Name & Function
• Device	Control	(Continu	ed)	
RESET	3 (22)	3 (24)	Ĭ	This pin is a hysteresis input with an internal pullup resistor.
STBY	37 (12)	2 (22)		Standby: A standby initiation/release input to the on-chip standby control circuit control. A low level on the STBY pin triggers the standby initiation sequence to force the MCU into the standby mode, and high-level triggers the standby release sequence to release the MCU from the standby mode. The STBY initiation pulse and release pulse must be low and high for at least 13 instruction cycle. The pin is inactive during reset. This pin is a hysteresis input with an internal pullup resistor. The STBY pin is common to the R 15 pin (MB8851/55) or X pin (MB8852/56 and MB8854/58). Either of them is selectable using mask-option. The STBY pin is selected when the standby function is implemented. Note: When the STBY pin is selected in the MB852/56 and MB8854/58, only the external
- C-Pont	<u> </u>			clock drive is available.
• C-Port				I Take and Demosts A markeble outernal interrunt
ĪRQ	(23)	23 (9)	I	Interrupt Request: A maskable external interrupt input. The falling edge of IRQ pulse sets the external interrupt request flag to generate an external interrupt request, only if the external interrupt is enabled in advance by EN instruction. Also, the IRQ pin state, which is reflected in the external interrupt input flag (IF) regardless of enabling/disabling the external interrupt, is testable using TSTI instruction. (When IRQ=L, IF=1; otherwise IF=0.)
				The IRQ pin is common to the R10 pin (MB8852/56 and MB8854/58). Either of them is selectable using software. This pin is a non-hysteresis input with an internal pullup resistor.
TC	8 (27)	(8)	I	Timer/Counter: An external count clock input to the on-chip timer/counter. The falling edge of TC pulse increments the timer/counter by one bit when the external count clock (counter) mode is enabled by EN instruction. This pin is inactive when the external count clock mode is disabled by DIS instruction or reset.

MB8850 SERIES

FUJITSU

Table 1: PIN DESCRIPTION (Continued)

· · · · · · · · · · · · · · · · · · ·	P4	n No.		
Symbol		MB8852 (MB8856)		Name & Function
• C-port	(Continu			
TC	8 (27)	22 (8)	I	This TC pin is common to the R9 pin (MB8852/56 and MB8854/58). Either of them is selectable using software. This pin is a non-hysteresis input with an internal pullup resistor.
SC/TO	7 (26)	•	1/0	Shift Clock/Timing Output: One of the shift clock input (SC), shift clock output (SC), and synchronous timing output (TO) is enabled using EN instruction. SC: 1) Shift clock input to the on-chip serial port: When the external shift clock mode is
				enabled for the serial port, the falling edge of the external SC clock shifts the contents of the serial buffer one bit right (from MSB to LSB). This input is inactive when the external clock mode is disabled by DIS instruction or reset. This pin is a non-hysteresis input.
				2) Shift clock output from the on-chip serial port: When the internal shift clock mode is enabled, the internal shift clock (the on-chip state counter output \$1: 1/6 of clock generator frequency) shifts the contents of the serial buffer one bit right. In this mode, an internal timing signal, which is generated by the on-chip state counteroutputs, \$1 and \$2 is output onto the \$\overline{SC}\$ pin for synchronization.
				TO: Synchronous timing output: When the timing output is enabled, the internal timing signal same as the SC output in the internal shift clock mode is output onto the TO pin. By DIS instruction or reset, the TO pin is disabled and stops issuing the timing output.
SI	6 (25)	•	I	Serial Data Input: Data input to the on-chip serial buffer register. The falling edge of the external or internal shift clock (SC) shifts the data bit on the SI pin into the MSB of the serial buffer when the serial port is enabled by EN instruction. This pin is inactive when the serial port is disabled by DIS instruction or reset. This pin is a non-hysteresis input with an inter-
				nal pull-up resistor.

FUJITSU MB8850 SERIES

Table 1: PIN DESCRIPTION (Continued)

	Pin	No		
	MB8851		1	
Symbol	1 ,	(MB8856)	Tyne	Name & Function
2 Ampor	(MB8855)	` '	1,129	itamo o l'amboron
		(MB8858)		
C-Post	(Continue			
SO	5 5	- 1	0	Serial Data Output: Data output of the on-chip
1 50	(24)		Ŭ	serial buffer register. An output latch can be
	(=+/			provided for the SO pin using mask option. Without
	i i			the output latch, the LSB data of the serial
				buffer appears directly to the SO pin. With the
]	1			output latch implemented, the LSB data is output
1	1			to the SO pin after it is shifted into the output
	1			latch at the falling edge of the external or
				internal shift clock (SC).
 				
1	ł I			This pin is set high by reset when the output
1	1			latch is implemented.
	1			
• I/O Po				
K3-K0	41-38	27-24	I	K-Port: A 4-bit parallel non-latched input-only port. KO is LSB. 4-bit data on K-Port is input
	(10-13)	(16,14,		into the accumulator by INK instruction.
1		12,10)		INCO the accumulator by Int. Inderedation.
1				These pins are internally pullup.
P3-P0	12- 9	-	0	P-Port: A 4-bit parallel latched output-only port.
	(32,31,		l	PO is LSB. 4-bit data in the accumulator is output
	29,28)			to P-Port by OUTP instruction.
			l	For P-Port pins, one of the standard pull-up and
			1	standard open-drain output can be selected using mask option. This port is set high (standard
İ	1		i .	pull-up) or high-Z (standard open-drain) by reset.
				pull-up) of high-z (acadeard open drain) by rosper
03-00,	16-13,	7- 4	0	O-Port: An 8-bit parallel latched output-only port
"",		(31,29,	-	with the on-chip mask-programmable PLA (Program-
	, , , , ,	28,26)	1	mable Logic Array) for output data conversion.
07-04	20-17	11- 8		Depending on user's PLA pattern, this port func-
	(40-37)	(36,34,		tions as a dual 4-bit parallel output or an 8-bit
		33,32)		parallel PLA output.
		1	1	D. A. C. L. C. T. A. C.
		1		Dual 4-bit parallel output: By OUTO instruction,
1	1			4-bit data in the accumulator is output, without conversion, onto the lower nibble (03-00) or upper
1	1	1		nibble (07-04) of 0-Port, depending on whether the
	1			carry flag (CF) is "0" or "1".
1		1		2021, 2226 (01) 25 0 02 %
				8-bit parallel PLA output: By OUTO instruction,
i				4-bit data in the accumulator and the carry flag
				(CF) bit are converted into 8-bit data through the
		ŀ		PLA array, and the 8-bit data is output to 0-Port.
				Depending on user's PLA pattern, 32 kinds of 8-bit
				data conversions are possible. For example, it can
				be encoded into 8-segment data for LED display.
L		L	1	1

MB8850 SERIES

FUJITSU

Table 1: PIN DESCRIPTION (Continued)

Symbol	MB8851	No. MB8852 (MB8856)	Tyme	Name & Function
	(MB8855) 	MB8854 (MB8858)	Type	Name & Function
• I/O Por	t (Conti	nued)		
03-00,	20-17	7-4 (31,29, 28,26) 11-8 (36,34, 33,32)		For O-Port pins, one of the standard pull-up and standard open-drain output can be selected using mask option. This port is set high (standard pull-up) or high-Z (standard current) by reset.
R3 -R0,	25-22, (49-44) 29-26,	16,15, 13,12 (46,44, 40,38)	I/0	R-Port: This port functions as four 4-bit parallel input (non-latched)/output (latched) ports, or 16 individual input (non-latched)/output (latched) lines, depending on instructions.
R11, R10-R8, R15-R12	(3-1, 48) 33,(7) 32-30, (6-4) 37-34 (12, 10-8)	(5,4, 2,48) - 23-22, (9-7)		Parallel I/0: Each 4-bit port is named R-Port #0 (R3-R0), R-Port #1 (R7-R4), R-Port #2 (R11-R8), and R-Port #3 (R15-R12), and is indirectly addressed by the Y-register (Port #). 4-bit data in the accumulator is output to an addressed port of R-Ports #0 to #3 by OUT instruction. 4-bit data on the addressed port is input into the accumulator by IN instruction. (Before IN instruction, the port to be addressed must be set up to "1" state (input) mode).)
				Individual I/O: Each line from R15 to RO is indirectly addressed by the Y-register (Bit #). The addressed line is individually set/reset by SETR/RSTR instruction, and especially each line of R-Port #0 (R3-R0) is directly set/reset by SETD/RSTD instruction. The addressed line is individually testable by TSTR instruction, and each line of R-Port #2 (R11-R8) is directly testable in paticular by TSTD instruction. (Before the TSTR and TSTD instructions, the line to be addressed must be set up to "1" (input mode).)
		:		For R-Port pins, one of the standard pull-up and standard open-drain output can be selected using mask option. This port is set high (standard pull-up) or high-Z (standard open-drain) by reset.
				MB8851/55: The R15 pin is common to the \$\overline{STBY}\$ pin. Either of them can be selected using mask option. The R15 pin is selected when no standby function is implemented. MB8852/56: The R9 pin is common to the \$\overline{TC}\$ pin. and MB8854/58 R10 is \$\overline{IRQ}\$ pin.

2-13

Note: Parenthis number is applied to MB8855/56/58.

MB8850 SERIES

DIFFERENCES BETWEEN MB8840 SERIES AND MB8850 SERIES

Table 2: DIFFERENCES BETWEEN MB8840 SERIES AND MB8850 SERIES

Device Item	MB8840 SERIES	MB8850 SERIES					
Process	NMOS	CMOS					
Oscillator Type	 Crystal/ceramic oscillator or external clock drive RC-network oscillator or external clock drive (Mask option) 	· Crystal/ceramic oscillator or external clock drive					
Method of Oscillation	Crystal/ External Clock Resonator Drive	Crystal/ External Clock Resonator Drive					
Output Port Type (0-, P-, and R-Ports)	· Standard open-drain · Standard pull-up · high-current open-drain · High-current open drain (Mask option)	Standard open-drain Standard pull-up (Mask option)					
Standby Function	· No standby	No standby Hardware-initiation standby (Mask option)					
Power Dissipation: -Active -Standby	54mA typ. at V _{CC} =5.5V	6mA typ. at V _{CC} =5.5V and fc=1MHz (standard version) 100μA max. at V _{CC} =3.0V and fc=0MH (standard version)					
Supply Voltage	• 4.5V to 5.5V	• Standard Version: 4.5V to 5.5V • A-Version : 3.5V to 6.0V • L-Version : 2.0V to 4.0V					
Members	· MB8842M/-PSH, MB8846M · MB8843M/-PSH, MB8847M · MB8844M/-PSH, MB8848M	• MB8851M/-PSH, MB8855M • MB8852M/-PSH, MB8856M • MB8854M/-PSH, MB8858M A- and L-versions are available for each part above.					

MB8850 SERIES



INPUT/OUTPUT CIRCUITS

All input-only pins are internally pulled up, and all output-only and input/output pins except 0-, P-, and R-Ports have push-pull output buffer (standard pull-up). 0-, P-, and R-Ports can have push-pull (standard pull-up) or open-drain (standard) buffer using mask option.

Table 3: INPUT/OUTPUT CIRCUITS

Pin	Circuit	Note
EX, X	• Crystal/Ceramic OSC or external clock EX	 Non-hysteresis inverter Feedback resistor: Approx. 2 MΩ typ. (at V_{CC}=5V)
RESET,* SI, K-Port, STBY*, IRQ(MB8851/ 55) TC(MB8851/ 55)*		• Input pull-up resistor (P-ch. Tr.): Approx. 300ks typ. (at V _{CC} =5V) * Hysteresis inverter for RESET, IRQ, TC, STBY
SC/TO, R-Port,* TC(MB8852/ 54/56/58 TRQ(MB8852/ 54/56/58	*	• Output pull-up resistor (P-ch. Tr.): Approx. 5kΩ typ. (at V _{CC} =5V) • Output port options for O-, P-, and R-Ports 1: Standard pull-up: Pull-up resistor (P-ch. Tr.): Approx. 5kΩ typ. (at V _{CC} =5V) *2: Standard open-drain: Without P-ch. pull-up resistor
SO, P-Port,* O-Port *	• Output only pin	

MB8850 SERIES

FUJITSU

USER MASK OPTIONS

The MB8850 series has the following mask options, which must be specified by the customer on the attached data release form when devices are ordered.

Table 4: USER MASK OPTIONS

Optional Feature	Symbol	Option	Option No.	Note				
Program Memory	-	User Program	-	1 MB8851/52 (MB8855/56): 2048 x 8 bits 2 MB8854 (MB8858): 1024 x 8 bits				
Clock Prescaler	CLK	No	0	f _C =0.5 MHz to 2.0 MHz				
		Yes	1	f _C =1.0 MHz to 4.0 MHz				
Output PLA Data	SPLA	4-bit parallel output	0					
		8-bit parallel output	1	Customer's output PLA data is needed.				
Serial Port Output Latch	SRL	No	0					
•		Yes	1					
Output Port Type	PORT	Standard open-drain	0/L	Output port circuit option selected must be the same for				
		Standard pull-up	1/M	all O-, P-, and R-Ports.				
Standby Function	STBY	No	0	1 MB8851 (MB8855): Pin 5(12) functions as R15. 2 MB8852/54 (MB8856/58) Pin 2(22) functions as X.				
		Yes (Hardware initiation	1	1 MB8851 (MB8855): Pin 5(12) functions as STBY. 2 MB8852/54 (MB8856/58) Pin 2(22) functions as STBY.				

MB8850 SERIES

FUJITSU

NOTES ON OPERATION

Prevention Latch-up

Latch-up may occur in CMOS devices when a voltage higher than $V_{\rm CC}$ or lower than V_{SS} is applied to any input or output pin, or when a voltage exceeding the absolute maximum ratings is applied between V_{CC} and V_{SS} pins. If latch-up occurs, the supply current increases greatly, and the device may be thermally destroyed. Therefore, applied voltages should not exceed the maximum ratings.

· Treatment of Unused Pins


Unused input pins should be pulled up or down with external resistors they may cause some malfunction. (However, the X pin should be open when an external clock oscillator is used.)

Special Function of 00 Pin

The 00 pin has another function as a test terminal, in addition to its normal O-Port function. If the 00 pin is forced low while the RESET pin is low, the MCU is placed in the test mode. Therefore, the 00 pin should not be forced low while the RESET pin is low (when all output ports are initialized).

Especially when the open-drain is selected for the output port option, the 00 pin should be externally pulled up because such open-drain outputs are subject to noise disturbance if left floating.

At least 2 instruction cycles are required to change 00 pin from high to low after releasing reset (\overline{RESET} : Low \rightarrow High)



• TO output in MB8852/56 and MB8854/58

The input and output timings are specified with reference to $\overline{\text{TO}}$ (Timing output) output signal in AC characteristics. The MB8851/55 have the TO pin $(\overline{SC/TO})$, and can output \overline{TO} signal on that pin by EN instruction. The MB8852/56 and MB8854/58 don't have the \overline{TO} pin, but can output \overline{TO} signal on the R8 for reference by a special EN instruction.

• Drive of R-Port Inputs

When the standard pull-up is selected for the output port option, normal CMOS gate devices cannot drive R-Port input. CMOS drive gates are needed. If normal CMOS gates are to be used, the open-drain option should be selected.

Standby Current

The standby current value specified in DC characteristics is the value when the clock is stopped and all outputs are open, which is different from actual use conditions.

23E D == 3749762 0012106 4 ==

T-49-19-44

MB8850 SERIES

FUJITSU

NOTES ON OPERATION (Continues)

• Supply Voltage Malfunction may occur even within the recommended operating supply voltage if the supply voltage changes rapidly. Therefore, the supply voltage should be regulated as well as possible. The following conditions are recommended for

the power supply:

(1) V_{CC} ripple (peak-to-peak value) at commercial frequency (50Hz to 60Hz):

Less than 10% of typical V_{CC} value.

(2) V_{CC} transient change rate (such as at switching of power supply): Less than 0.1V/ms.

MB8850 SERIES

FUJITSU

INSTRUCTION SET DESCRIPTION

The MB8850 series instruction set includes 70(69) instructions, 93% of which are single-byte and single-cycle, and 7% two-byte and two-cycle. The MB8850 series instruction set is exactly the same as the MB8850F/50B/50H/530 series instruction set, and is divided into ten functional groups:

- Register-to-register transfer
- Register-to-memory transfer
- * 70: MB8851, MB8855 69: MB8852, MB8854, MB8856, MB8857
- · Constant transfer
- Arithmetic and logical operations
- Bit manipulation
- Control
- Input/Output
- Branch
- Flag manipulation
- Other

Tables 5 and 6 summarizes the MB8850 series instruction set.

Table 5: INSTRUCTION SET SUMMARY

		monic Code					Byte/	a
	+operand		(Hex.)	ZF	CF	ST	Cycle	
Register-	TATH		05	•	•	•	1/1	TH+(AC)
to-	TATL		06	•			1/1	TL+(AC)
Register	TAS		07	•	•		1/1	SB+(AC)
Transfer	TAY		04	•	•		1/1	Y+(AC)
	TSA		17	1	•	•	1/1	AC+(SB)
	TTHA		15	‡	•		1/1	AC+(TH)
,	TTLA		16	1	•		1/1	AC+(TL)
	TYA		14	‡	•	•	1/1	AC+(Y)
[XX		1B	1*1	•	•	1/1	(AC)≠(X)
Register-	L	Î	OD	1	•	•	1/1	$AC+\{M(X,Y)\}$
to-	LS		2B	1	•	.	1/1	$SB \leftarrow \{M(X,Y)\}$
Memory	ST		1D	٠	•	4	1/1	M(X,Y)+(AC)
Transfer	STDC		1A	t*2		†C	1/1	M(X,Y)+(AC), $Y+(Y)-1$
	STIC		OA	1*2	•	†C	1/1	M(X,Y)+(AC), $Y+(Y)+1$
1	STS		2A	ţ	•		1/1	M(X,Y)+(SB)
1	X		OB	1*1		•	1/1	$(AC) \neq \{M(X,Y)\}$
1		ם	50-53*			•	1/1	$(AC) \neq \{M(0,D)\}; D=0 \text{ to } 3 (X=0, Y=D)$
		D	54-57*			•	1/1	$(Y) \neq \{M(0,D)\}; D=4 \text{ to } 7 (X=0, Y=D)$
	CLA		90	-	•	•	1/1	AC+0 (Included in LI instruction)
Transfer	LI		90-9F*		•	•	1/1	AC+imm; imm=0 to 15
1	LXI		58-5F*		•	•	1/1	X3+0, $X2$ to $X0+imm$; $imm=0$ to 7
	LYI	imm	80-8F*			<u>· </u>	1/1	Y ←imm; imm=0 to 15
Arithmetic			0E	•	1	†C	1/1	$AC+(AC)+\{M(X,Y)\}+(CF)$
& Logical		imm	70-7F*	1	1	↑C	1/1	AC+(AC)+imm; imm=0 to 15
Operations			0F	1	•	↓Z	1/1	$AC+(AC)\cap\{M(X,Y)\}$
	C	. 1	2E	ī	•	ΙZ	1/1	$\{M(X,Y)\}-(AC)$
	CI		BO-BF*		:	↓z	1/1	imm-(AC); imm=0 to 15
Ļ	CYI	imm	AO-AF	_	:	ίz	1/1	imm-(Y); imm=0 to 15
•	DAA		10	•	1	ţC	1/1	AC+(AC)+6 if (AC)>9 or (CF)=1
	DAS		11	:	:	†C	1/1	AC+(AC)+10 if (AC)>9 or (CF)=1
	DCA		7F	:	:	1C	1/1	AC+(AC)+15 (Included in AI instruc-
	DCM		19	1	.	ţc	1/1	$M(X,Y)+\{M(X,Y)\}-1$ tion)
<u>-</u>	DCY	ļ	18		•	↓C	1/1	Y+(Y)-1
	EOR		2F	1		ŀΖ	1/1	$AC\leftarrow\{M(X,Y)\}\oplus(AC)$

MB8850 SERIES

Table 5: INSTRUCTION SET SUMMARY (Continued)

	Mnemonic Code Flag/Status				atus	Byte/	Operation				
	+Operand	(Hex.)	ZF	CF	ST	Cycle	•				
Arithmetic	ICA	71	ţ	ţ	†C	1/1	AC+(AC)+1 (Included in AI instruc-				
& Logical	ICM	09	Ţ	•	†C	1/1	$M(X,Y)+\{M(X,Y)\}+1 tion)$				
Operation	ICY	08	t	•	‡C	1/1	Y←(Y)+1				
,	NEG	2D	•		ŧΖ	1/1	AC+(AC)+1				
	OR	1F	1	•	ŀΖ	1/1	$AC+\{M(X,Y)\}\cup(AC)$				
	ROL	OC	ţ	Į.	†C	1/1					
							←CF← A C .				
	ROR	1C	t	1	†C	1/1					
							A, C, CF				
	SBC	1E	ţ	1	1C	1/1	$AC \leftarrow \{M(X,Y)\} - (AC) - (CF)$				
Bit	RBIT bp	34-37*		•	٠	1/1	{M(X,Y)}bp+0; bp=0 to 3				
Manipula-	SBIT bp	30-33*	•	•	•	1/1	$\{M(X,Y)\}$ bp+1; bp=0 to 3				
tion	TBA bp	4C-4F*	•	•	ΙZ	1/1	(AC)bp-1 ; bp=0 to 3				
	TBIT bp	38-3B*	•	•	↓Z	1/1	$\{M(X,Y)\}$ bp-1; bp=0 to 3				
Control	EN imm	3E00-	•		•	2/2	Enable the internal resources by				
		3EFF*					the operand byte (2nd byte); *3				
	DIS imm	3F00-	٠	٠		2/2	Disable the internal resources by				
		3FFF*					the operand byte (2nd byte); *3				
Input/	IN	13	Ţ	•	•	1/1	AC+(R)Y ; Y=0 to 3 (Port #)				
Output	INK	12	1	·	٠	1/1_	AC+(K)				
1 -	OUT	03	•	•	•	1/1	(R)Y+(AC); Y=0 to 3 (Port #)				
	OUTO	01				1/1	O+OPLA(AC, CF);				
						-	OPLA: Output PLA function determined				
	OUTP *4	02		۱.	٠.	1/1	P←(AC) by PLA pattern				
	RSTD d	44-47*	•	•	·	1/1	(R)d+0; d=0 to 3 (Bit # of Port #0)				
	RSTR	22	١.		١.	1/1	(R)Y+0; Y=0 to 15 (Bit #)				
1	SETD d	40-43*	•		•	1/1	(R)d+1; d=0 to 3 (Bit # of Port #0)				
	SETR	20		· _		1/1	(R)Y+1; Y=0 to 15 (Bit #)				
	TSTD d	48-4B*		•	↓Z	1/1	(R)d-1; d=8 to 11 (Bit #) (R)Y-1; Y=0 to 15 (Bit #)				
	TSTR	24	٠	·	ΙZ	1/1					
Branch	CALL add	r 6000-	•	•	•	2/2	If ST=1, Subroutine Call for addr;				
	1	67FF *	i				addr=0 to 2047.				
	İ			ļ		l	ST=0, Not Subroutine Call.				
	JMP addr	CO-FF*	•	•	•	1/1	If ST=1, Branch to addr; addr=0 to 63				
							ST=0, No Branch.				
	JPA addr	3D00-	١.			2/2	Branch always to addr on page #n;				
		3DFF *	1				addr=(AC) x 4, n=0 to 31				
	JPL addr	6800-		۱.	٠.	2/2	If ST=1, Branch to addr;				
1		6FFF *	1	1	Ī	i i	addr=0 to 2047.				
]			1		ŀ	_	ST=0, No Branch.				
	RTI	3C	1	1.	•	1/1	Return From Interrupt Routine				
	RTS	2C	<u>l • </u>	·		1/1	Return From Subroutine				
Flag	RSTC	23	•	1	•	1/1	CF+0				
Manipula-	SETC	21	· .	Ť		1/1	CF+1				
tion	TSTC	28	•	•	†CI	1/1	(CF)-1				
1	TSTI	25	١.	1 .	III	1/1	(IF)-1, (If TRQ=L, IF=1)				
	TSTS	27	•	•	ISI	1/1	(SF)-1, SF+0				
1	TSTV	26			ĮVI	1/1	(VF)-1, VF+0				
	TSTZ	29			1ZI	1/1	(ZF)-1				
Other	NOP	00	•	•	1	1/1	No Operation				

MB8850 SERIES

FUJITSU

Table 5: INSTRUCTION SET SUMMARY (Continued)

Notes:

*1: ZF is set or reset depending on contents of AC after instruction execution.*2: ZF is set or reset depending on contents of Y after instruction execution.*3: Each bit of the operand (the second byte) functions as follows:

2nd (MSB) (LSB)
byte b7 b6 b5 b4 b3 b2 b1 b0

Enable/Disable serial buffer full/empty interrupt
Enable/Disable timer/counter overflow interrupt
Enable/Disable external interrupt (TRQ)
Enable/Disable synchronous timing output (TO)
Start/Stop serial port (external clock) (SC)
Start/Stop counter (external clock)
Start/Stop timer (internal clock)

*4: MB8851 and MB8855 only

FUJITSU MB8850 SERIES

Symbols and Abreviations

T-49-19-44

Symbols	Meaning
-	Is transferred to
*	Is exchanged with
+	Arithmetic plus
-	Arithmetic minus
e	Logical exclusive or
⊕ ∩	Logical OR
11	Logical AND
<u>U</u> (211-1)	•
(Overline)	
()	Contents of parenthesis
†	Set to "1" always
Ą	Set to "0" always
‡	Affected (set or reset) by operation results
∳ C	Set to "0" due to carry (not carry flag)
↓CF	Set to "0" due to carry flag
↓IF	Set to "0" due to interrupt flag
↓SF	Set to "0" due to serial buffer full/empty flag
↓VF	Set to "0" due to timer/counter overflow flag
↓Z	Set to "0" due to zero (not zero flag)
↓ZF	Set to "0" due to zero flag
•	Not affected
•	NOT BITGOOD
Al-hannel and ann	Magning
Abbreviations	Meaning
AC	Accumulator
addr	Jump address
рр	Bit pointer (that is part of the instruction code)
C	Carry
CF	Carry flag
d	Direct line number (that is part of the instruction code)
D	Direct data memory address (that is part of the instruction code)
ĪF	Interrupt flag
imm	Immediate data
ĪRQ	Interrupt request
K	K-Port (K3 to K0)
LSB	Least significant bit
M(X,Y)	Data memory (RAM) location indirectly addressed by data pointer
(,,	(X- and Y-registers)
M(0,D)	Data memory (RAM) location directly addressed by "D" bits in the
(-)-)	instruction code, in page #0 (X=0)
MSB	Most significant bit
0	0-Port (07 to 00)
OPLA	Output programmable logic array
P	P-Port (P3-P0)
R	R-Port (#0: R3-R0, #1: R7-R4, #2: R11-R8, #3: R15-R12)
	① R-Port #n specified by Y-register (Y=0 to 3)
(R)Y; Y=n	② R-Port bit n specified by Y-register (Y=0 to 15)
(B) 1	R-Port bit a specified by "d" bits in the instruction code
(R)d; d=n	
SB	Serial buffer register
SF	Serial buffer full/empty flag
ST	Status flag
TH	Timer/counter high nibble
TL	Timer/counter low nibble
VF	Timer/counter overflow flag
x	X-register (that indicates page # in data memory RAM)
Xn .	The n-th bit of X-register
Y	Y-register 2-22
Z	Zero
ZF	Zero flag
	-

MB8850 SERIES

FUJITSU

Table 6: INSTRUCTION CODE SUMMARY

H	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
. 0	NOP	OUTO	* OUTP	OUT	TAY	TATH	TATL	TAS	ICY	ICM	STIC	х	ROL	L	ADC	AND
1	DAA	DAS	INK	IN	TYA	TTHA	TTLA	TSA	DCY	DCM	STDC	хх	ROR	ST	SBC	OR
2	SETR	SETC	RSTR	RSTC	TSTR	T STI	TSTV	TSTS	TSTC	TSTZ	STS	LS	RTS	NEG	С	EOR
3			BIT bp				BIT bp			T	BIT bp		RTI	JPA addr	EN imm	DIS imm
4			ETD d				STD đ			T	STD				BA bp	
5			XID D				YD D						XI mm			
6				CA ad					JPL addr							
7		(ICA)							AI (DCA)							
8									YI							
9	(CLA)							L i	I mm							
A									YI mm				·			
В		···						C	I mm							
С																
D									MP							
E								a	ddr							
F	·															
Note	s:	╗.	1-by	te/1-	cycle	inst	ructi	on		٦.	2-bvt	e/2-c	vcle	instr	uctio	n.

Notes:		:	1-byte/1-cyc	le :	instruction	:	2-byte/2-cycle	instruction
	* MB8	J 851	L and MR8855	on 1 s	2-23			

2

FUJITSU

MB8850 SERIES

PRODUCT LINEUP AND DEVELOPMENT TOOLS

The MB8850 series consists of the MB8851/55, MB8852/56, and MB8854/58. The MB8850U1/U2 are available as piggyback EPROM evaluation devices. See Table 7

Table 7: MB8850 SERIES PRODUCT LINEUP & DEVELOPMENT TOOLS

	MB8851M/-PSH	MB8852M/-PSH	MB8854M/-PSH	MB8850U1/U2-
	(MB8855M)	(MB8856M)	(MB8858M)	XXX-C *
ROM Size	2K x 8 bits	2K x 8 bits	1K x 8 bits	4K x 8 bits
MUII 0126	(On-chip	(On-chip	(On-chip	(Piggyback
	mask ROM	mask ROM	mask ROM	EPROM
RAM Size	128 x 4 bits	128 x 4 bits	64 x 4 bits	128 x 4 bits
(Directly	(0-7)	(0-7)	(0-7)	(0-7)
addressed		(5.7)		
locations)				
I/O Port:	Total 37 lines	Total 25 lines	Total 25 lines	Total 37 lines
-Input only port	4	4	4	4
-Output only port	, ,	8	8	12
-I/O port	16	11	11	16
-Control port:	Total 5 lines	Total 2 lines	Total 2 lines	Total 5 lines
SI	Yes	No No	No	Yes
SO	Yes	No	No	Yes
SC/TO	Yes	No	No	Yes
IRQ	Yes	Yes	Yes	Yes
RESET	Yes	Yes	Yes	Yes
Output Port Type	· Standard	· Standard	Standard	· Standard
of O-, P-, R-Port		pull-up	pull-up	pull-up
or o-, r-, k-rort	• Standard	• Standard	· Standard	(411/412/413)
	open-drain	open-drain	open-drain	· Standard
	(Mask option)	(Mask option)	(Mask option)	open-drain
	(mask operon)	(Mask operon)	(mask operon)	(401/402/413)
İ				(Mask Option)
Output PLA	33 patterns	33 patterns	33 patterns	· #001(401/411)
Pattern	· Dual 4-Bit	· Dual 4-Bit	· Dual 4-Bit	+#002(402/411)
Pattern	I I	parallel	parallel	· #003(403/411)
	parallel		output	1,002(402/411)
	output · 8-bit PLA	output 8-bit PLA	· 8-bit PLA	(Mask option)
			output	(Hask Option)
	output	output		
Charle Banks	(32 patterns)	(32 patterns)	(32 patterns)	4 levels
Stack Depth	4 levels	4 Tevers	4 levels	4 16/612
(Nesting level) Timer/Counter:	Yes	Yes	Yes	Yes
-Buffer size	8 bits	8 bits	8 bits	8 bits
-Clock source	Internal/	Internal/	Internal/	Internal/
-Clock source	External	External	External	External
Serial I/O:	Yes	No	No	Yes
-Buffer size	4 bits	4 bits	4 bits	4 bits
-Clock source	Internal/		7 5163	Internal/
-OTOCK SOULCE	External	_		External
-00+50+ 10+0+	Yes/No	_	1_	Yes(U1)/No(U2)
-Output latch	(Mask option)	1 -		(Mask option)
Clock Generator:	Yes	Yes	Yes	Yes
	1	· Crystal/	· Crystal/	· Crystal/
-Oscillator type	· Crystal/ External	External	External	RC-network/
1	Exceller	CYCGLHAT	EXCREMAT	External
61 .1. C	O EMIL OMI	0 5701- 0707-	0 EVII 2VII -	
-Clock frequency (With prescaler		0.5MHz-2MHz (1MHz-4MHz)	0.5MHz-2MHz (1MHz-4MHz)	0.5MHz-2MHz (1MHz-4MHz)

MB8850 SERIES

FUJITSU

Table 7: MB8850 SERIES PRODUCT LINEUP & DEVELOPMENT TOOLS (Continued)

	MB8851M/-PSH	MB8852M/-PSH	MB8854M/-PSH	MB8850U1/U2-						
	(MB8855M)	(MB8856M)	(MB8858M)	XXXE-C*						
Clock Prescaler	Yes/No	Yes/No	Yes/No	Yes/No						
(Divid-by-two)	(Mask option)	(Mask option)	(Mask option)	(Selected by						
				external pin)						
Interrupt	Yes	Yes	Yes	Yes						
Functions:										
-Nesting level	Single level	Single level	Single level	Single level						
-Interrupt	3 sources	3 sources	3 sources	3 sources						
sources										
Standby Function:		Yes/No	Yes/No	· Yes/No						
	(Mask option)	(Mask option)	(Mask option)	(Selectable by						
-Initiation	· Hardware	· Hardware	77	external pin)						
method	· Mardware	· Hardware	· Hardware	· Hardware						
-Oscillator state	· Td1a	· Idle	Idle	· Idle						
during standby	1010	1016	1416	1016						
-Output state	· Hold	· Hold	· Hold	· Hold						
during standby										
-Standby off	· No	· No	· No	· No						
reset function										
Instruction Set:										
-Number	70	69	69	70						
-Length/cycle	1/1 or 2/2	1/1 or 2/2	1/1 or 2/2	1/1 or 2/2						
Min. Instruction	3µs at 2MHz	3μs at 2MHz	3μs at 2MHz	3µs at 2MHz						
Execution Time	(Without	(Without	(Without	(Without						
D 01	prescaler)	prescaler)	prescaler)	prescaler)						
Power Supply	Single	Single	Single	Single +5V						
Operating Temp. Range:										
-Standard Version	-60°C +0 +85°C	-40°C +0 +85°C	-40°C +0 +85°C	-40°C to +85°C						
-A-, L-Version	-30°C to +70°C	-30°C to +70°C	-30°C to +70°C	-40 0 60 703 0						
Process	CMOS	CMOS	CMOS	CMOS						
Package	· DIP-42P	· DIP-28P	· DIP-28P	· MDIP-42P						
•	· SH-DIP-42P	· SH-DIP-28P	· SH-DIP-28P							
	(· QFP-48P)	(· QFP-48P)	(· QFP-48P)							
Development tool:										
-Hardware		CRT unit (Commo								
			ith keyboard (C	ommon)						
		EPROM writer (C	ommon)							
		DUE board								
-Software			III MDS cross-	assembler						
		CP/M-86 cross-a								
		PC-DOS cross-a								
	SM07412-G022: CP/M-86 host emulator									
	SMOXXXX-GXXX: PC-DOS host emulator									

Notes: * Suffix specifies OPLA pattern and output port type option, as follows:

Suffix OPLA Pa	ttern Output Port Type
401E #00	1 Standard pull-up
402E #00	2 Standard pull-up
403E #00	3 Standard pull-up
411E #00	1 Standard open-drain
412E #00	
413E #00	3 Standard open-drain

2-25

MB8850 SERIES

FUJITSU

OUTPUT PLA (OPLA) PATTERN

OPLA #001 (Dual 4-bit parallel output)

	. ,					•								
			ılat	tor	ĺ		0-1	ort	0u1	put	t			
CF	AC 3	AC 2	AC 1	AC 0	07	06	05	04	03	02	01	00	HEX	Note
00000000000000	000000011111111111111111111111111111111	0 0 0 1 1 1 1 0 0 0 0 1 1 1	0 1 1 0 0 1 1 0 0 1 1 1 0	0 1 0 1 0 1 0 1 0 1 0 1	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	X	X	XXX	0 0 0 0 0 0 0 0 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0 1 0 1	FO F1 F23 F5 F6 F7 F8 FF FB FD FF FF	4-BII PARALLEL OUIPUI
111111111111111111111111111111111111111	0 0 0 0 0 0 0 1 1 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1		1 0	000000000000000000000000000000000000000	0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1		0 1 0	X X X X X X X X X X X X X X X X X X X	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	6F 7F 8F 9F AF BF CF DF EF	4-BIT PARALLEL OUIPUT

OPLA #002 (8-bit parallel for 8-segment LED/ dual 4-bit parallel output)

Г	ACC	UMU	Jìai	tor			0-	ort	0u	tou	ι				
CF	AC 3	AC 2	AC 1	AC 0	07	06	05	04	03	02	01	00	HEX	Not	e
6	1 8	-6	ᇂ	-	1	1	0	0	0	0	0	0	CO	715	
ŏ	ŏ	ŏ	ŏ	1	Ιi	i	1	1	ĭ	ŏ	ŏ	1	F9	ביישייניים מספרמרים אות	
ŏ	ŏ	٠ŏ	ĭ	ò	Ιi	Ö.	i	ò	ö	Ť	ō	ò	A4	ا خرا	_
١ŏ	ŏ	ō	1	Ĭ	Ιi	ŏ	1	0 1 1	ŏ	0	ō	Ö	BO	3	DISPLAY
Ŏ	ŏ	. 1	Ó	Ó	1	Ō	Ó	1	1	Ó	0	1	99	91	చ
0	0	1	Ó	1	1	0	0	1	0	0	1	0	92	IS I	2
0	0	1	1	0	1	0	0	0	0	0	1	0	82	16 I	0
0	0	1	1	- 1	1	1	1	1	1	0	0	0	F8	174	
0	1	0	0	0	1	0	0	Ó	0	0	0	0	80	8 (Z
0	1	0	0	1	1	0	Ò	1	0	0	0	0	90	ばし	Ë
0	1	- 0	1	0	1	0	0	0	1	0	0	0	88	<i>H</i>	ပ္
0	1	. 0	1	1	1	0	0	0	0	0	1	1	83	ᅝᅵ	8-SEGMENT
0	1	1	0	0	1	1	0	0	0	1	1	0	C6	IL. I	6
0	1	1	0	1	1	0	1	0	0	Ó	0	1	A1	19 I	•••
0	1	1	1	0	1		0	0	0	1	1	0	86	ᄹ	
0	1	_1	_1	_1	1	_0	<u>o</u>	0	_1	_1	_1	_0	8E	<u> </u> 2	
\Box	0	0	0	0	0	0	0	0	0	0	0	0	11	1	
1	0	0	0	1	0	0	1	1	0	ŏ	ĭ	ò	22	1	
li	١ŏ	Ö	i		6	ŏ		ĭ	ă	ŏ	i	ĭ	33	:	Ξ.
li	١ŏ	1	ò		ŏ	1	0 1 1 0	ö	ŏ	ĭ	ò	ò	44	6	Σ.
l j	١ŏ	i	ŏ		Ĭŏ	1	ō		ā	i	ō		55	1 3	
li	١ŏ	i	1		lō	i	ī	ò	ŏ	1	Ĭ	ò	66		
1 1 1	۱ŏ	i	i	Ĭ	١ŏ		1		ō	1	1	1	77	ļ,	ب
Ιí	1	Ò	Ò	Ó	1	0	٥	0	1	0	0		88	1	=
li	1	Ō			1	Ō	ō	1	0 0 0 1 1	0	0	1	99	1	PARALLEL
1 1	1	Ō			1		1	0	1	0		0			2
1 1	1	0	1		1		1	1	1	0		1	88	1	뜻
1	1	1				1	0		1					1	-
1	1	1			1	1	0		1	1			DD	l	
1	1	1	1	0	1	1	1	0	1	. 1				١	
1 1	1 1	- 1	1	1	1 1	1	1	1	. 1	1	1	1	FF	181	ank

OPLA #003 (8-bit parallel output for 8-segment LED)

ſ		AC	UMU	ılat	cor			0-1	Port	Qu	tpu	t.			ŀ	ı
	CF	AC 3	AC 2	AC 1	AC 0	07	06	05	04	03	02	01	00	HEX	L	
	0000000000000	000000011111111	00001111000011	0011001100	010101010101	111111111111111111111111111111111111111	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 1 1 0 0 0 0 0 0 0 0 0	0 1 0 1 1 1 0 1 0 0 0 0	0 1 0 0 1 0 0 1 0 0 1 1	0010000001010	000001000000000000000000000000000000000	0100100001100	G0 F9 A4 B0 99 82 F8 80 90 C7 86 86	B-SEGMENT DISPLAY	
	0	;	1	1	0	1	0	1	1	1	1	1	1	BF FF	Blank	ı
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0	0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1	0 1 0 1 0 1 0 1 0 1 0	000000000000000000000000000000000000000	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 1 1 0 0 0 0 1 0 0	0 1 0 1 0 1 0 1 1 0 0 1 1 1 0 0	0 11 0 0 1 0 0 0 1 0 0 0 0	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 1 1 0 0 0 1 1 1 1	0 1 0 0 0 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 1	40 79 24 30 19 12 02 78 00 10 A7 B3 9D 96 87	R-SECMENT DISPLAY	

Notes:

- 0 : Low (Light: Active low)
 1 : High
 X : Undefined. Data latched previously by OUTO instruction remains as it is.

MB8850 SERIES

STAMDARD VERSION ELECTRICAL CHARACTERISTICS

• ABSOLUTE MAXIMUM RATINGS (MB8851/52/54)†

D	S		Rating		Unit	Remarks
Parameter	Symbol	Min.	Тур.	Max.	Onit	Remarks
Supply Voltage	v _{cc}	V _{SS} -0.3		V _{SS} +7.0	٧	
Input Voltage	v _{IN}	V _{SS} -0.3		V _{SS} +7.0	v	Should not exceed V _{CC} +0.3V.
Output Voltage	VOUT	V _{SS} -0.3		V _{SS} +7.0	V	Should not exceed VCC+0.3V.
Power Dissipation	PD			600	шW	
Operating Ambient Temperature	TA	-40		+85	°C.	
Storage Temperature	TSTG	-55		+150	°C	

† Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

• RECOMMENDED OPERATING CONDITIONS (MB8851/52/54)

	C		Value		Unit	Remarks		
Parameter	Symbol	Min.	Тур.	Max.	OHIL	Remarks		
Supply Voltage	VCC	4.5	5.0	5.5	V	Active operation range		
		3.5		6.0	V	Standby operation range		
	V _{SS}		0		V			
Input High Voltage	VIH	0.8·V _{CC}	<u>.</u>	V _{CC} +0.3	v			
Input Low Voltage	VIL	V _{SS} -0.3		0.2·V _{CC}	V			
Operating Ambient Temperature	TA	-40		+85	ດໍ			

MB8850 SERIES

FUJITSU

• DC CHARACTERISTICS (MB8851/52/54) (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Condition		alue		Unit
Parameter				Min.	Typ.	Max.	
Output High Voltage	VOН	O-, P-, R-Ports (Standard pull-up),	V _{CC} =4.5V I _{OH} =-200μA	2.4			٧
		SC/TO, SO	V _{CC} =4.5V I _{OH} =-10μA	4.0			V
Output Low Voltage	VOL	O-, P-, R-Ports (All output options),	V _{CC} =4.5V I _{OL} =1.8mA			0.4	v
		SC/TO, so	V _{CC} =4.5V I _{OL} =3.2mA			0.6	V
Input Leakage Current	IIL	R-Port(Standard pull-up), SC/TO, TC(MB8852/54/ 56/58) TRQ(MB8852/54/ 56/58)	 -		-1.2	-3.2	mA
		EX, K-Port, SI, RESET, STBY, TC (MB8851/55) TRQ (MB8851/55)	V _{CC} =5.5V V _{IL} =0.4V		-20	-60	μА
Open-Drain Output Leakage Current	ILEAK	O-, P-, R-Ports (Standard open-drain)	V _{CC} =5.5V V _{OH} =5.5V Output in high-Z		0.1	40	μА
Supply Current	ICC	Vcc	V _{CC} =5.0V(Typ.), 5.5V(Max.) fc=1MHz(Active), All outputs open		2	6	mA
	ICCH	V _{CC} (Standby mode)	V _{CC} =3.5V to 6.0V fc=0(Standby), All outputs open		10	100	μА
Input Capacitance	CIN	All pins except V _{CC} and V _{SS}	fc=1MHz		10	20	pF

MB8850 SERIES


MANIANA FUJITSU MANANAN


• AC CHARACTERISTICS

CLOCK TIMING (MB8851/52/54)

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbo1	Pin	Condition		lue Max.	Unit	Remarks
Clock Frequency	f _c EX,		Crystal/ceramic OSC or external	0.5	2 .		Without prescaler
			clock drive: Fig. 6 and 7	1	4	MHz	With prescaler
Clock Cycle Time	tcyc	EX, X	Fig. 6 and 7	0.5	2.0	μs	·
Input Clock Pulse Width	Pwch,	EX	External clock drive (with X	225		ns	Without prescaler
			open): Fig. 6 and 7	100			With prescaler
Input Clock Rise/Fall Time	t _{cr} , t _{cf}	EX	External clock drive (with X open): Fig. 6 and 7	5	100	ns	






MB8850 SERIES

FUJITSU

Fig. 8: CRYSTAL OSCILLATOR CHARACTERISTICS (EXAMPLE) for MB8851/52/54)



Oscillation Frequency f (MHz)

Notes:

- 1) The cross-hatched portion is an area where the on-chip oscillator has stable characteristics and short stabilization time when a average crystal resonator is used. This chart gives an target value of the external capacitor to realize a desired frequency. When an exact frequency is needed, capacitor value should be determined, adjusting to individual crystal resonator characteristics.
- 2) Generally speaking, crystal resonators with lower oscillation frequency tend to have longer oscillation stabilization time and wider characteristic variations which affect on-chip oscillator characteristics. So, we recommend a high-frequency crystal resonator with on-chip 1/2 prescaler.


FUJITSU


OUTPUT TIMING(MB8851/52/54)

(Recommended operating conditions unless otherwise noted.)

Barratar	Combat	Pin/Port	Condi-	ue	Unit		
Parameter	эушрот	PIN/FOEL	tions	Min.	Max.	0111	
0-, P-, R-Port	CPDH	O-, P-, R-	Fig. 9		1000	ns	
Delay Time	CPDL	Port	_		350	_	
Serial Port	^T SDH	S0	Fig. 9		1000	ns	
Delay Time	CSDL]	_		350		
(MB8851/55)						İ	

- 1. A $5k\Omega$ pull-up is required when open-drain output is used. 2. All the output loading values are 100pF + 1TTL. See figure below.






FUJITSU

INPUT TIMING(MB8851/52/54)

(Recommended operating conditions unless otherwise noted.)

T-49-19-44

Parameter	Symbol	Pin/Port	Conditions	Va:	lue	17-44
ralameter	эушоот	FIII/FOIL	CONditions	Min.	Max.	Unit
Input Data Setup Time	tDS	K-Port, R-Port,	Fig. 10	t _{cyc} +1000		ns
Input Data Hold Time	^t DH	SI(MB8851/ 55)			t _{cyc} -50	1
Device Control Setup Time	tCS	RESET, STBY	Fig. 10		2t _{cyc} -200	ns
		ĪRQ			t _{cyc} -200]
Device Control Hold Time	^t CH	RESET, STBY	Fig. 10	2t _{cyc} +50		ns
		ĪRQ		t _{cyc} +50		1
Timing Input Setup Time	tTS	TC	Fig. 10		2t _{cyc} -200	ns
Timing Input Hold Time	^t TH	TC	Fig. 10	2t _{cyc} +50		ns
Control Signal Rise and Fall Time	tCNr, tCNf	STBY, IRO, RESET, TC, SC/TO (MB8851/55)	Fig. 10	Should be	less than 200	Ons



MB8850 SERIES

FUJITSU

A-VERSION ELECTRICAL CHARACTERISTICS

• ABSOLUTE MAXIMUM RATINGS (MB8851A/52A/54A)†

	g 1 1	T	Rating		Unit	Remarks
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply Voltage	v _{cc}	V _{SS} -0.3		V _{SS} +7.0	٧	
Input Voltage	VIN	V _{SS} -0.3		V _{SS} +7.0	Ų	Should not exceed VCC+0.3V.
Output Voltage	v _{our}	V _{SS} -0.3		V _{SS} +7.0	٧	Should not exceed VCC+0.3V.
Power Dissipation	PD			600	шW	
Operating Ambient Temperature	TA	-30		+70	°C	
Storage Temperature	TSTG	-55		+150	°C	

† Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

• RECOMMENDED OPERATING CONDITIONS (MB8851A/52A/54A)

	C11		Value		Unit	Remarks	
Parameter	Symbol	Min.	Тур.	Max.	OHIL		
Supply Voltage	VCC	3.5		6.0	V	Active operation range	
,01046		3.0		6.0	V	Standby operation range	
	V _{SS}		0		V		
Input High Voltage	VIH	0.8·V _{CC}		V _{CC} +0.3	Ÿ		
Input Low Voltage	VIL	V _{SS} -0.3		0.2·V _{CC}	V		
Operating Ambient Temperature	TA	-30		+70	°C		

MB8850 SERIES

• DC CHARACTERISTICS (MB8851A/52A/54A) (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Condition		alue		Unit
				Min.	Typ.	Max.	VIII 0
Output High Voltage	AOH	O-, P-, R-Ports (Standard _pull-up),	V _{CC} =4.5V I _{OH} =-200μA	2.4			V
		SC/TO, SO	V _{CC} =4.5V I _{OH} =-10μA	4.0			v
Output Low Voltage	VOL	O-, P-, R-Ports (All output options),	V _{CC} =4.5V I _{OL} =1.8mA			0.4	٧
		SC/TO, so	V _{CC} =4.5V I _{OL} =3.2mA			0.6	v
Input Leakage Current	IL	R-Port(Standard pull-up), SC/TO, TC(MB8852A/54A/ 56A/58A) IRQ(MB8852A/54A/ 56A/58A)			-1.2	-3.2	mА
		EX, K-Port, SI, RESET, STBY, TC(MB8851A/55A) IRQ(MB8851A/55A)	V _{CC} =5.5V V _{IL} =0.4V		-20	-60	μА
Open-Drain Output Leakage Current	ILEAK	O-, P-, R-Ports (Standard open-drain)	V _{CC} =5.5V V _{OH} =5.5V Output in high-Z		0.1	40	μА
Supply Current	33	v _{CC}	V _{CC} =5.0V(Typ.), 5.5V(Max.) fc=1MHz(Active), All outputs open		2	6	mA
	ICCH	V _{CC} (Standby mode)	V _{CC} =3.5V to 6.0V fc=0(Standby), All outputs open		10	100	μA
Input Capacitance	CIN	All pins except VCC and VSS	fc=1MHz		10	20	ρF

MB8850 SERIES


FUJITSU


- AC CHARACTERISTICS

CLOCK TIMING (MB8851A/52A/54A)

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin	Condition		lue Max.	Unit	Remarks
Clock Frequency	fc	EX, X	Crystal/ceramic OSC or external	0.5	2		Without prescaler
			clock drive: Fig. 11 and 12	1	4	MHz	With prescaler
Clock Cycle Time	tcyc	EX, X	Fig. 11 and 12	0.5	2.0	μs	-
Input Clock Pulse Width	PWCH,	EX	External clock drive (with X	225		ns	Without prescaler
			open): Fig. 11 and 12	100			With prescaler
Input Clock Rise/Fall Time	tcr,	EX	External clock drive (with X open): Fig. 11 and 12	5	100	ns	






MB8850 SERIES

FUJITSU

Fig. 13: CRYSTAL OSCILLATOR CHARACTERISTICS (EXAMPLE) for MB8851A/52A/54A)



Notes:

- The cross-hatched portion is an area where the on-chip oscillator has stable characteristics and short stabilization time when a average crystal resonator is used. This chart gives an target value of the external capacitor to realize a desired frequency. When an exact frequency is needed, capacitor value should be determined, adjusting to individual crystal resonator characteristics.
- 2) Generally speaking, crystal resonators with lower oscillation frequency tend to have longer oscillation stabilization time and wider characteristic variations which affect on-chip oscillator characteristics. So, we recommend a high-frequency crystal resonator with on-chip 1/2 prescaler.

MB8850 SERIES


FUJITSU


OUTPUT TIMING (MB8851A/52A/54A)

(Recommended operating conditions unless otherwise noted.)

D	C1	D4 - / Pa+	Condi-	Va	Unit		
Parameter Sym	SAMPOI	Pin/Port	tions	Min.	Max.	7 01111	
0-, P-, R-Port	t PDH	O-, P-, R-	Fig. 14		1000	ns	
Delay Time	tPDL,	Port		_	350	_	
Serial Port	^t SDH	S0	Fig. 14		1000	ns	
Delay Time	tSDL				350		
(MB8851A/55A)		1	<u> </u>				

- 1. A $5k\Omega$ pull-up is required when open-drain output is used. 2. All the output loading values are 100pF + 1TTL. See figure below.






FUJITSU

INPUT TIMING(MB8851A/52A/54A)
(Recommended operating conditions unless otherwise noted.)

T-49-19-44

Parameter	Symbol	Pin/Port	Conditions	Va.	lue	1,,,,,
Talametel	ЗУШОСТ	FIN/FOIL		Min.	Max.	Unit
Input Data Setup Time	t _{DS}	K-Port, R-Port,	Fig. 15	t _{cyc} +1000		ns
Input Data Hold Time	tDH	SI(MB8851A/ 55A)			t _{cyc} -50	1
Device Control Setup Time	^t CS	RESET, STBY	Fig. 15		2t _{cyc} -200	ns
		ĪRQ			t _{cyc} -200]
Device Control Hold Time	t _{CH}	RESET, STBY	Fig. 15	2t _{cyc} +50		ns
		ĪRQ		t _{cyc} +50]
Timing Input Setup Time	tTS	TC	Fig. 15		2t _{cyc} -200	ns
Timing Input Hold Time	tTH	TC	Fig. 15	2t _{cyc} +50		ns
Control Signal Rise and Fall Time	tCNr, tCNf	STBY, IRQ, RESET, TC, SC/TO	Fig. 15	Should be less than 200r		
	<u> </u>	(MB8851A/55A	.)		•	



MB8850 SERIES

FUJITSU

L-VERSION ELECTRICAL CHARACTERISTICS

• ABSOLUTE MAXIMUM RATINGS(MB8851L/52L/54L)†

Parameter	Symbol		Rating	3	Unit	Ble-
rarameter	Зушьот	Min.	Typ.	Max.	OHIE	Remarks
Supply Voltage	v _{CC}	V _{SS} -0.3		V _{SS} +7.0	٧	
	V _{SS}		0		V	
Input Voltage	v _{IN}	V _{SS} -0.3		V _{SS} +7.0	V	Should not exceed V _{CC} +0.3V.
Output Voltage	Vout	V _{SS} -0.3	,	V _{SS} +7.0	V	Should not exceed VCC+0.3V.
Power Dissipation	PD			600	шW	
Operating Ambient Temperature	TA	-30		+70	°C	
Storage Temperature	TSTG	~ 55		+150	°C	

† Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

• RECOMMENDED OPERATING CONDITIONS (MB8851L/52L/54L)

Parameter	Symbol		Value		Unit	Remarks
rarameter	Symbol	Min.	Typ.	Max.	UNIE	Remarks
Supply Voltage	ACC	2.5		4.0	V	Active operation range
		2.0		4.0	V	Standby operation range
-	V _{SS}		0		V	
Input High Voltage	VIH	0.8·V _{CC}		V _{CC} +0.3	V	
Input Low Voltage	VIL	V _{SS} -0.3		0.2.V _{CC}	V	
Operating Ambient Temperature	TA	-30		+70	°C	

MB8850 SERIES

FUJITSU

• DC CHARACTERISTICS (MB8851L/52L/54L) (Recommended operating conditions unless otherwise noted.)

n		nn		l v	alue		
Parameter	SAMBOT	Pin/Port	Condition		Typ.	Max.	Unit
Output High Voltage	V _{OH} .	O-, P-, R-Ports (Standard pull-up), SC/TO, SO	V _{CC} =3.0V I _{OH} =-10μA		2.95		v
Output Low Voltage	AOT	O-, P-, R-Ports (All output options), SC/TO, SO	V _{CC} =3.0V I _{OL} =400μA		0.1	0.3	V
Input Leakage Current	IIL	R-Port(Standard pull-up), SC/TO, TC(MB8852L/54L/ 56L/58L) IRQ(MB8852L/54L/ 56L/58L)	V _{IL} =0.3V		-0.8	-2.4	πΑ
		EX, K-Port, SI, RESET, STBY, TC(MB8851L/55L) IRQ(MB8851L/55L)			-15	- 40	μА
Open-Drain Output Leakage Current		O-, P-, R-Ports (Standard open-drain)	V _{CC} =4.0V V _{OH} =4.0V Output in high-Z		0.1	40	μА
Supply Current	-00	V _{CC}	V _{CC} =3.0V(Typ.), 4.0V(Max.) fc=500kHz(Active), All outputs open		0.6	3.0	mA
	ICCH	VGC	V _{CC} =3.0V fc=0(Standby), All outputs open		10	100	μА
Input Capacitance	CIN	All pins except VCC and VSS	fc=500kHz		10	20	pF

MB8850 SERIES


FUJITSU


• AC CHARACTERISTICS

CLOCK TIMING(MB8851L/52L/54L)

(Recommended operating conditions unless otherwise noted.)


Parameter	Symbol	Pin	Condition		lue Max.	Unit	Remarks
Clock Frequency	fc	EX, X	Crystal/ceramic OSC or external	0.4	0.8		Without prescaler
			drive: Fig. 16 and 17	0.8	1.6	MHz	With prescaler
Clock Cycle Time	t _{cyc}	EX, X	Fig. 16 and 17	1.25	2.5	μs	
Input Clock Pulse Width	PWCH,	EX	External clock drive (with X	500		ns	Without prescaler
			open): Fig. 16 and 17	250			With prescaler
Input Clock Rise/Fall Time	t _{cr} , t _{cf}	EX	External clock drive (with X open):	5	200	ns	
		<u></u>	Fig. 16 and 17				






MB8850 SERIES

FUJITSU





Notes:

- 1) The cross-hatched portion is an area where the on-chip oscillator has stable characteristics and short stabilization time when a average crystal resonator is used. This chart gives an target value of the external capacitor to realize a desired frequency. When an exact frequency is needed, capacitor value should be determined, adjusting to individual crystal resonator characteristics.
- 2) Generally speaking, crystal resonators with lower oscillation frequency tend to have longer oscillation stabilization time and wider characteristic variations which affect on-chip oscillator characteristics. So, we recommend a high-frequency crystal resonator with on-chip 1/2 prescaler.

MB8850 SERIES FUJITSU


OUTPUT TIMING (MB8851L/52L/54L)


(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Pin/Port	Condi-	Va	17-4-5	
		1111/1016	tions	Min.	Max.	Unit
0-, P-, R-Port		0-, P-, R-	Fig. 19		2000	ns
Delay Time	tPDL	Port	L		700	
Serial Port	_csdh	SO	Fig. 19		2000	ns
Delay Time	tSDL				700	
(MB8851L/55L)						

Notes:

- 1. A $5k\Omega$ pull-up is required when open-drain output is used.
- 2. All the output loading values are as figure below.






FUJITSU MB8850 SERIES

INPUT TIMING(MB8851L/52L/54L)

(Recommended operating conditions unless otherwise noted.)

T-49-19-44


Parameter	Symbol	Pin/Port	Conditions	Value		77-14
				Min.	Max.	Unit
Input Data Setup Time	^t DS	K-Port, R-Port,	Fig. 20	t _{cyc} +2000		ns
Input Data Hold Time	tDH	SI(MB8851L/ 55L)			t _{cyc} -100]
Device Control Setup Time	tCS	RESET, STBY	Fig. 20		2t _{cyc} -400	ns
•		TRQ			t _{cyc} -400]
Device Control Hold Time	tCH	RESET, STBY	Fig. 20	2tcyc+100		ns
		ĪRQ		t _{cyc} +100		
Timing Input Setup Time	^t TS	TC	Fig. 20		2t _{cyc} -400	ns
Timing Input Hold Time	^t TH	ŤĈ	Fig. 20	2t _{cyc} +100	·	ns
Control Signal Rise and Fall Time	tCNr, tCNf	STBY, IRO, RESET, TC, SC/TO	Fig. 20	Should be less than 200ns		
		(MB8851L/55I	<i>i</i>)			




FUJITSU

PACKAGE DIMENSIONS

• MB8851M/AM/LM: 42-PIN PLASTIC STANDARD DIP



• MB8851-PSH/A-PSH/L-PSH: 42-PIN PLASTIC SHRINK DIP




2-45

iles fujitsu Niiliilii


MB8850 SERIES

PACKAGE DIMENSIONS

• MB8852M/54M, MB8852AM/54AM, & MB8852LM/54LM: 28-PIN PLASTIC STANDARD DIP




• MB8852-PSH/54-PSH, MB8852A-PSH/54A-PSH, & MB8852L-PSH/54L-PSH: 28-PIN PLASTIC SHRINK DIP




FUJITSU

PACKAGE DIMENSIONS(Continues)

• MB8855M/56M/58M, MB8855AM/56AM/58AM, & MB8855LM/56LM/58LM: 48-PIN PLASTIC FLAT PACKAGE



• MB8850U1/U2-C: 42-PIN CERAMIC MODULE



2-47