## 670MHz Low Noise Amplifiers

The EL5132 and EL5133 are ultra-low voltage noise, high speed voltage feedback amplifiers that are ideal for applications requiring low voltage noise, including communications and imaging. These devices offer extremely low power consumption for exceptional noise performance. Stable at gains as low as 10, these devices offer 120 mA of drive performance. Not only do these devices find perfect application in high gain applications, they maintain their performance down to lower gain settings.

These amplifiers are available in small package options (SOT-23) as well as the industry-standard SOIC packages. All parts are specified for operation over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Pinout

EL5132
( 8 LD SOIC) TOP VIEW


EL5133
(5 LD SOT-23) TOP VIEW


## Features

- $670 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth
- Ultra low noise $0.9 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$
- $1000 \mathrm{~V} / \mu \mathrm{s}$ slew rate
- Low supply current $=12 \mathrm{~mA}$
- Single supplies from 5V to 12 V
- Dual supplies from $\pm 2.5 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$
- Fast disable on the EL5132
- Pb-free plus anneal available (RoHS compliant)


## Applications

- Pre-amplifier
- Receiver
- Filter
- IF and baseband amplifier
- ADC drivers
- DAC buffers
- Instrumentation
- Communications devices


## Ordering Information

| PART NUMBER | part marking | TAPE AND REEL | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: |
| EL5132IS | 5132IS | - | 8 Ld SOIC (150 mil) | MDP0027 |
| EL5132IS-T7 | 5132IS | $7 "$ | 8 Ld SOIC (150 mil) | MDP0027 |
| EL5132IS-T13 | 5132IS | 13" | 8 Ld SOIC (150 mil) | MDP0027 |
| EL5132ISZ (Note) | 5132ISZ | - | 8 Ld SOIC (150 mil) (Pb-free) | MDP0027 |
| EL5132ISZ-T7 (Note) | 5132ISZ | $7 "$ | 8 Ld SOIC (150 mil) (Pb-free) | MDP0027 |
| EL5132ISZ-T13 (Note) | 5132ISZ | 13" | 8 Ld SOIC (150 mil) (Pb-free) | MDP0027 |
| EL5133IW-T7 | BCAA | 7" (3k pcs) | 5 Ld SOT-23 | MDP0038 |
| EL5133IW-T7A | BCAA | 7" (250 pcs) | 5 Ld SOT-23 | MDP0038 |
| EL5133IWZ | BSAA | - | 5 Ld SOT-23 (Pb-free) | MDP0038 |
| EL5133IWZ-T7 (Note) | BSAA | 7" (3k pcs) | 5 Ld SOT-23 (Pb-free) | MDP0038 |
| EL5133IWZ-T7A (Note) | BSAA | 7" (250 pcs) | 5 Ld SOT-23 (Pb-free) | MDP0038 |

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb-free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

| Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| Supply Voltage from $\mathrm{V}_{\mathrm{S}^{+}}$to $\mathrm{V}_{\mathrm{S}^{-}}$ | 13.2 V |
| Slewrate between $\mathrm{V}_{\mathrm{S}^{+}}$and $\mathrm{V}_{\mathrm{S}^{-}}$. | 1V/us |
| $\mathrm{l}_{\text {IN }}$, $\mathrm{IIN}^{+}$, CE | $\pm 5 \mathrm{~mA}$ |
| Continuous Output Current | 150mA |

## Thermal Information

Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Ambient Operating Temperature . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . $+125^{\circ} \mathrm{C}$
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves
Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\quad V_{S^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{R}_{\mathrm{F}}=900 \Omega, \mathrm{R}_{\mathrm{G}}=100 \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OS }}$ | Offset Voltage |  | -1 | 0.5 | 1 | mV |
| $\mathrm{T}_{\mathrm{C}} \mathrm{V}_{\text {OS }}$ | Offset Voltage Temperature Coefficient | Measured from $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 0.8 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| IB | Input Bias Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 8 | 12 | 20 | $\mu \mathrm{A}$ |
| IOS | Input Offset Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -1250 | 400 | +1250 | nA |
| TClos | Input Bias Current Temperature Coefficient | Measured from $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 3 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}^{+}}= \pm 4.75 \mathrm{~V}$ to $\pm 5.25 \mathrm{~V}$ | 75 | 87 |  | dB |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\text {IN }}= \pm 3.0 \mathrm{~V}$ | 80 | 100 |  | dB |
| CMIR | Common Mode Input Range | Guaranteed by CMRR test | $\pm 3$ | $\pm 3.3$ |  | V |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance | Common mode | 2 | 5 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
| Is | Supply Current |  | 9.2 | 11 | 13 | mA |
| AVOL | Open Loop Gain | $\mathrm{V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to GND | 5 | 8.5 |  | KV/V |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Swing | $\mathrm{R}_{\mathrm{F}}=900 \Omega, \mathrm{R}_{\mathrm{G}}=100 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$ | $\pm 3.1$ | $\pm 3.5$ |  | V |
| ISC | Short Circuit Current | $\mathrm{R}_{\mathrm{L}}=10 \Omega$ | 70 | 140 |  | mA |
| BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{F}}=225 \Omega, \mathrm{~A}_{\mathrm{V}}=+10, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 670 |  | MHz |
| BW | $\pm 0.1 \mathrm{~dB}$ Bandwidth | $\mathrm{R}_{\mathrm{F}}=225 \Omega, \mathrm{~A}_{\mathrm{V}}=+10, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 90 |  | MHz |
| GBWP | Gain Bandwidth Product |  |  | 3000 |  | MHz |
| PM | Phase Margin | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=6 \mathrm{pF}$ |  | 55 |  | - |
| SR | Slew Rate | $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}$ | 700 | 1000 |  | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Rise Time, Fall Time | $\pm 0.1 V_{\text {STEP }}$ |  | 2.0 |  | ns |
| OS | Overshoot | $\pm 0.1 \mathrm{~V}_{\text {STEP }}$ |  | 10 |  | \% |
| $\mathrm{t}_{\mathrm{S}}$ | 0.01\% Settling Time |  |  | 6.6 |  | ns |
| dG | Differential Gain | $\mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\text {Load }}=150 \Omega$ |  | 0.01 |  | \% |
| dP | Differential Phase | $\mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\text {Load }}=150 \Omega$ |  | 0.01 |  | - |
| $\mathrm{e}_{\mathrm{N}}$ | Input Noise Voltage | $\mathrm{f}=10 \mathrm{kHz}$ |  | 0.9 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| $\mathrm{i}_{\mathrm{N}}$ | Input Noise Current | $\mathrm{f}=10 \mathrm{kHz}$ |  | 3.5 |  | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| ENABLE (EL5132 Only) |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{EN}}$ | Enable Time |  |  | 220 |  | nS |
| tois | Disable Time |  |  | 175 |  | nS |
| $\mathrm{V}_{\text {IHCE }}$ | $\overline{\mathrm{CE}}$ Input High Voltage for Power-down |  | $\mathrm{V}_{\mathrm{S}^{+-1}}$ |  |  | V |
| $\mathrm{V}_{\text {ILCE }}$ | $\overline{\mathrm{CE}}$ Input Low Voltage for Power-up |  |  |  | $\mathrm{V}_{\mathrm{S}^{+-3}}$ | V |
| IS-OFF | Supply Current - Disabled | No Load, $\overline{\mathrm{CE}}=4 \mathrm{~V}$ |  | 13 | 25 | $\mu \mathrm{A}$ |
| IIL- $\overline{C E}$ | $\overline{\mathrm{CE}}$ Pin Input Low Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{S}^{-}}$ | -1 | 0 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}-\overline{\mathrm{CE}}}$ | $\overline{\mathrm{CE}}$ Pin Input High Current | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{S}^{+}}$ |  | 14 | 25 | $\mu \mathrm{A}$ |

## Typical Performance Curves



FIGURE 1. GAIN \& PHASE vs FREQUENCY


FIGURE 3. 0.1dB BANDWIDTH


FIGURE 5. GAIN BANDWIDTH PRODUCT


FIGURE 2. -3dB BANDWIDTH


FIGURE 4. GAIN vs FREQUENCY FOR VARIOUS $+A_{V}$


FIGURE 6. GAIN BANDWIDTH PRODUCT vs SUPPLY VOLTAGES

## Typical Performance Curves (Continued)



FIGURE 7. GAIN vs FREQUENCY FOR VARIOUS $\pm \mathrm{V}_{\mathbf{S}}$


FIGURE 9. GAIN vs FREQUENCY FOR VARIOUS RLOAD $\left(A_{V}=+20\right)$


FIGURE 11. GAIN vs FREQUENCY FOR VARIOUS CLOAD $\left(A_{V}=+20\right)$


FIGURE 8. GAIN vs FREQUENCY FOR VARIOUS RLOAD $\left(A_{V}=+10\right)$


FIGURE 10. GAIN vs FREQUENCY FOR VARIOUS CLOAD $\left(A_{V}=+10\right)$


FIGURE 12. GAIN vs FREQUENCY FOR VARIOUS $R_{F}\left(A_{V}=+10\right)$

## Typical Performance Curves (Continued)



FIGURE 13. GAIN vs FREQUENCY FOR VARIOUS $R_{F}\left(A_{V}=+20\right)$


FIGURE 15. GAIN vs FREQUENCY FOR VARIOUS $C_{I N}$ $\left(A_{V}=+20\right)$


FIGURE 17. OUTPUT IMPEDANCE vs FREQUENCY


FIGURE 14. GAIN vs FREQUENCY FOR VARIOUS $\mathrm{C}_{\mathrm{IN}}(-)$ $\left(A_{V}=+10\right)$


FIGURE 16. OPEN LOOP GAIN AND PHASE vs FREQUENCY


FIGURE 18. CMRR vs FREQUENCY

## Typical Performance Curves (Continued)



FIGURE 19. PSRR vs FREQUENCY


FIGURE 21. GROUP DELAY vs FREQUENCY


FIGURE 23. HARMONIC DISTORTION vs FREQUENCY


FIGURE 20. OUTPUT SWING vs FREQUENCY


FIGURE 22. INPUT AND OUTPUT ISOLATION


FIGURE 24. TOTAL HARMONIC DISTORTION vs OUTPUT VOLTAGE

## Typical Performance Curves (Continued)



FIGURE 25. ENABLE TIME


FIGURE 27. EQUIVALENT INPUT VOLTAGE NOISE vs FREQUENCY


FIGURE 29. SMALL SIGNAL STEP RESPONSE_RISE AND FALL TIME


FIGURE 26. DISABLE TIME


FIGURE 28. EQUIVALENT INPUT CURRENT NOISE vs FREQUENCY


FIGURE 30. LARGE SIGNAL STEP RESPONSE_RISE AND FALL TIME

## Typical Performance Curves (Continued)



FIGURE 31. SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 33. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE


FIGURE 32. SLEW RATE vs SUPPLY VOLTAGES


FIGURE 34. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Typical Performance Curves (Continued)




## Applications Information

## Product Description

The EL5132, EL5133 is a voltage feedback operational amplifier designed for communication and imaging applications requiring very low voltage and current noise. It also features low distortion while drawing moderately low supply current and is built on Intersil's proprietary high-speed complementary bipolar process. The EL5132, EL5133 uses a classical voltage-feedback topology which allows them to be used in a variety of applications where current-feedback amplifiers are not appropriate because of restrictions placed upon the feedback element used with the amplifier.

## Gain-Bandwidth Product and the -3dB Bandwidth

The EL5132, EL5133 has a gain-bandwidth product of 3000 MHz while using only 11 mA of supply current. For gains greater than 10, their closed-loop -3dB bandwidth is approximately equal to the gain-bandwidth product divided by the noise gain of the circuit. For gains of 10 , higher-order poles in the amplifiers' transfer function contribute to even higher closed loop bandwidths. For example, the EL5132, EL5133 have a -3dB bandwidth of 670 MHz at a gain of 10 , dropping to 150 MHz at a gain of 30 . It is important to note that the EL5132, EL5133 is designed so that this "extra" bandwidth in low-gain application does not come at the expense of stability. As seen in the typical performance curves, the EL5132, EL5133 in a gain of only 10 exhibited 0.5 dB of peaking with a $500 \Omega$ load.

## Output Drive Capability

The EL5132 and EL5133 are is designed to drive a low impedance load. It can easily drive $6 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ signal into a $500 \Omega$ load. This high output drive capability makes the EL5132, EL5133 an ideal choice for RF, IF, and video applications. Furthermore, the EL5132, EL5133 is current-limited at the output, allowing it to withstand momentary short to ground. However, the power dissipation with output-shorted cannot exceed the power dissipation capability of the package.

## Driving Cables and Capacitive Loads

Although the EL5132, EL5133 is designed to drive low impedance load, capacitive loads will decreases the amplifier's phase margin. As shown in the performance curves, capacitive load can result in peaking, overshoot and possible oscillation. For optimum AC performance, capacitive loads should be reduced as much as possible or isolated with a series resistor between $5 \Omega$ to $20 \Omega$. When driving coaxial cables, double termination is always recommended for reflection-free performance. When properly terminated, the capacitance of the coaxial cable will not add to the capacitive load seen by the amplifier.

## Disable/Power-Down

The EL5132 amplifier can be disabled placing its output in a high impedance state. When disable, the amplifier current is reduced to $12 \mu \mathrm{~A}$. The EL5132 is disabled when it $\overline{\mathrm{CE}} \mathrm{pin}$ is pulled up to within 1 V of the power supply. Similarly, the amplifier is enabled by floating or pulling its $\overline{\mathrm{CE}}$ pin to at least 3 V below the positive supply. For $\pm 5 \mathrm{~V}$ supply, this means that an EL5132 amplifier will be enabled when $\overline{\mathrm{CE}}$ is 2 V or
less, and disabled when $\overline{\mathrm{CE}}$ is above 4 V . Although the logic levels are not standard TTL, this choice of logic voltages allows the EL5132 to be enabled by typing $\overline{\mathrm{CE}}$ to ground, even in 5 V single supply applications. The $\overline{\mathrm{CE}}$ pin can be driving from CMOS outputs.

## Supply Voltage Range and Single-Supply Operation

The EL5132 and EL5133 have been designed to operate with supply voltages having a span of greater than 5 V and less than 12 V . In practical terms, this means that they will operate on dual supplies ranging from $\pm 2.5 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$. With single-supply, the EL5132 and EL5133 will operate from 5V to 12 V . To prevent internal circuit latch-up, the slew rate between the negative and positve supplies must be less than $1 \mathrm{~V} / \mu \mathrm{s}$.
As supply voltages continue to decrease, it becomes necessary to provide input and output voltage ranges that can get as close as possible to the supply voltages. The EL5132 and EL5133 have an input range which extends to within 2 V of either supply. So, for example, on $\pm 5 \mathrm{~V}$ supplies, the EL5132 and EL5133 have an input range which spans $\pm 3 \mathrm{~V}$. The output range of the EL5132 and EL5133 are also quite large, extending to within 2 V of the supply rail. On a $\pm 5 \mathrm{~V}$ supply, the output is therefore capable of swinging from -3.1 V to +3.1 V . Single-supply output range is larger because of the increased negative swing due to the external pulldown resistor to ground.

## Power Dissipation

With the wide power supply range and large output drive capability of the EL5132 and EL5133, it is possible to exceed the $150^{\circ} \mathrm{C}$ maximum junction temperatures under certain load and power-supply conditions. It is therefore important to calculate the maximum junction temperature ( $\mathrm{T}_{\mathrm{JMAX}}$ ) for all applications to determine if power supply voltages, load conditions, or package type need to be modified for the EL5132 and EL5133 to remain in the safe operating area. These parameters are related as follows:
$T_{\text {JMAX }}=T_{\text {MAX }}+\left(\theta_{J A} \times P D_{\text {MAXTOTAL }}\right)$
where:

- PDMAXTOTAL is the sum of the maximum power dissipation of each amplifier in the package ( $\mathrm{PD}_{\mathrm{MAX}}$ )
- $P D_{\text {MAX }}$ for each amplifier can be calculated as follows:
$P D_{\text {MAX }}=2 * V_{S} \times I_{\text {SMAX }}+\left(V_{S}-V_{\text {OUTMAX }}\right) \times \frac{V_{\text {OUTMAX }}}{R_{L}}$ (EQ. 2)
where:
- $\mathrm{T}_{\text {MAX }}=$ Maximum ambient temperature
- $\theta_{\mathrm{JA}}=$ Thermal resistance of the package
- $P D_{\text {MAX }}=$ Maximum power dissipation of 1 amplifier
- $V_{S}=$ Supply voltage
- $I_{\text {MAX }}=$ Maximum supply current of 1 amplifier
- $\mathrm{V}_{\text {OUTMAX }}=$ Maximum output voltage swing of the application
- $\mathrm{R}_{\mathrm{L}}=$ Load resistance


## Power Supply Bypassing And Printed Circuit Board Layout

As with any high frequency devices, good printed circuit board layout is essential for optimum performance. Ground plane construction is highly recommended. Pin lengths should be kept as short as possible. The power supply pins must be closely bypassed to reduce the risk of oscillation. The combination of a $4.7 \mu \mathrm{~F}$ tantalum capacitor in parallel with $0.1 \mu \mathrm{~F}$ ceramic capacitor has been proven to work well when placed at each supply pin. For single supply operation, where pin $4\left(\mathrm{~V}_{\mathrm{S}^{-}}\right)$is connected to the ground plane, a single $4.7 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor across pin $8\left(\mathrm{~V}_{\mathrm{S}^{+}}\right)$.
For good AC performance, parasitic capacitance should be kept to a minimum. Ground plane construction again should be used. Small chip resistors are recommended to minimize series inductance. Use of sockets should be avoided since they add parasitic inductance and capacitance which will result in additional peaking and overshoot.

## Small Outline Package Family (SO)



## MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

| SYMBOL | INCHES |  |  |  |  |  |  | TOLERANCE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SO-8 | SO-14 | $\begin{gathered} \text { SO16 } \\ (0.150 ") \end{gathered}$ | $\begin{gathered} \text { SO16 (0.300") } \\ \text { (SOL-16) } \end{gathered}$ | $\begin{gathered} \text { SO20 } \\ \text { (SOL-20) } \end{gathered}$ | $\begin{gathered} \text { SO24 } \\ \text { (SOL-24) } \end{gathered}$ | $\begin{gathered} \text { SO28 } \\ (\mathrm{SOL}-28) \end{gathered}$ |  |  |
| A | 0.068 | 0.068 | 0.068 | 0.104 | 0.104 | 0.104 | 0.104 | MAX | - |
| A1 | 0.006 | 0.006 | 0.006 | 0.007 | 0.007 | 0.007 | 0.007 | $\pm 0.003$ | - |
| A2 | 0.057 | 0.057 | 0.057 | 0.092 | 0.092 | 0.092 | 0.092 | $\pm 0.002$ | - |
| b | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | $\pm 0.003$ | - |
| c | 0.009 | 0.009 | 0.009 | 0.011 | 0.011 | 0.011 | 0.011 | $\pm 0.001$ | - |
| D | 0.193 | 0.341 | 0.390 | 0.406 | 0.504 | 0.606 | 0.704 | $\pm 0.004$ | 1,3 |
| E | 0.236 | 0.236 | 0.236 | 0.406 | 0.406 | 0.406 | 0.406 | $\pm 0.008$ | - |
| E1 | 0.154 | 0.154 | 0.154 | 0.295 | 0.295 | 0.295 | 0.295 | $\pm 0.004$ | 2, 3 |
| e | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | Basic | - |
| L | 0.025 | 0.025 | 0.025 | 0.030 | 0.030 | 0.030 | 0.030 | $\pm 0.009$ | - |
| L1 | 0.041 | 0.041 | 0.041 | 0.056 | 0.056 | 0.056 | 0.056 | Basic | - |
| h | 0.013 | 0.013 | 0.013 | 0.020 | 0.020 | 0.020 | 0.020 | Reference | - |
| N | 8 | 14 | 16 | 16 | 20 | 24 | 28 | Reference | - |

NOTES:
Rev. M 2/07

1. Plastic or metal protrusions of 0.006 " maximum per side are not included.
2. Plastic interlead protrusions of $0.010^{\prime \prime}$ maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994

## SOT-23 Package Family



MDP0038
SOT-23 PACKAGE FAMILY

| SYMBOL | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: |
|  | SOT23-5 | SOT23-6 |  |
| A | 1.45 | 1.45 | MAX |
| A1 | 0.10 | 0.10 | $\pm 0.05$ |
| A2 | 1.14 | 1.14 | $\pm 0.15$ |
| b | 0.40 | 0.40 | $\pm 0.05$ |
| c | 0.14 | 0.14 | $\pm 0.06$ |
| D | 2.90 | 2.90 | Basic |
| E | 2.80 | 2.80 | Basic |
| E1 | 1.60 | 1.60 | Basic |
| e | 0.95 | 0.95 | Basic |
| e1 | 1.90 | 1.90 | Basic |
| L | 0.45 | 0.45 | $\pm 0.10$ |
| L1 | 0.60 | 0.60 | Reference |
| N | 5 | 6 | Reference |
| Nev. $2 / 07$ |  |  |  |

NOTES:

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
3. This dimension is measured at Datum Plane " $H$ ".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Index area - Pin \#1 I.D. will be located within the indicated zone (SOT23-6 only).
6. SOT23-5 version has no center lead (shown as a dashed line).

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

