

## Connection and Functional Diagrams (Continued)



FIGURE 1.

## Ordering Information

| Part Number | Total <br> Unadjusted Error | Package <br> Temperature <br> Range |  |
| :--- | :--- | :--- | :--- |
| ADC0820BCV | $\pm 1 / 2 \mathrm{LSB}$ | V20A—Molded Chip Carrier <br> ADC0820BCWM <br> ADC0820BCN | M20B—Wide Body Small Outline <br> N20A—Molded DIP |
| ADC0820CCJ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  |
| ADC0820CCWM |  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| ADC0820CIWM | $\pm 1$ LSB | M20A—Cerdip | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ADC0820CCN |  | M20B—Wide Body Small Outline | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |



## DC Electrical Characteristics

The following specifications apply for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, unless otherwise specified. Boldface limits apply from $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$; all other limits $T_{A}=T_{J}=25^{\circ} \mathrm{C}$.

| Parameter | Conditions |  | ADC0820CCJ |  |  | ADC0820BCN, ADC0820CCN ADC0820BCV, ADC0820BCWM ADC0820CCWM, ADC0820CIWM |  |  | Limit Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \text { Typ } \\ \text { (Note 6) } \end{gathered}$ | Tested Limit (Note 7) | Design Limit (Note 8) | $\begin{gathered} \hline \text { Typ } \\ \text { (Note 6) } \end{gathered}$ | Tested Limit (Note 7) | Design Limit (Note 8) |  |
| $\mathrm{V}_{\text {IN(1) }}$, Logical "1" | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ |  | 2.0 |  |  | 2.0 | 2.0 | V |
| Input Voltage |  | Mode |  | 3.5 |  |  | 3.5 | 3.5 | V |
| $\mathrm{V}_{\text {IN(0) }}$, Logical "0" | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{WR}}, \overline{\mathrm{RD}}$ |  | 0.8 |  |  | 0.8 | 0.8 | V |
| Input Voltage |  | Mode |  | 1.5 |  |  | 1.5 | 1.5 | V |
| $\mathrm{I}_{\mathrm{IN}(1)}$, Logical "1" Input Current | $\begin{aligned} & \hline \mathrm{V}_{\operatorname{IN}(1)}=5 \mathrm{~V} ; \overline{\mathrm{CS}}, \overline{\mathrm{RD}} \\ & \mathrm{~V}_{\operatorname{IN}(1)}=5 \mathrm{~V} ; \mathrm{WR} \\ & \mathrm{~V}_{\operatorname{IN}(1)}=5 \mathrm{~V} ; \text { Mode } \\ & \hline \end{aligned}$ |  | $\begin{gathered} \hline 0.005 \\ 0.1 \\ 50 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 1 \\ 3 \\ 200 \end{gathered}$ |  | $\begin{gathered} \hline 0.005 \\ 0.1 \\ 50 \\ \hline \end{gathered}$ | $\begin{gathered} 0.3 \\ 170 \end{gathered}$ | $\begin{gathered} \hline 1 \\ 3 \\ 200 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IN(0) }}$, Logical "0" Input Current | $\mathrm{V}_{\mathrm{IN}(0)}=\mathrm{OV} ; \overline{\mathrm{CS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, Mode |  | -0.005 | -1 |  | -0.005 |  | -1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OUT(1) }}$, Logical "1" Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=-360 \mu \mathrm{~A} ; \\ & \mathrm{DB} 0-\mathrm{DB}, \overline{\mathrm{OFL}}, \mathrm{INT} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=-10 \mu \mathrm{~A} ; \\ & \mathrm{DB} 0-\mathrm{DB7}, \mathrm{OFL}, \overline{\mathrm{NT}} \end{aligned}$ |  |  | $\begin{aligned} & 2.4 \\ & 4.5 \end{aligned}$ |  |  | $\begin{aligned} & \hline 2.8 \\ & 4.6 \end{aligned}$ | $2.4$ $4.5$ | V v |
| $\mathrm{V}_{\text {OUT(0) }}$, Logical "0" Output Voltage | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=1.6 \mathrm{~mA} ; \\ & \mathrm{DBO} 0-\mathrm{DB7}, \mathrm{OFL}, \mathrm{INT}, \mathrm{RDY} \end{aligned}$ |  |  | 0.4 |  |  | 0.34 | 0.4 | V |
| Iout, TRI-STATE Output Current | $\begin{aligned} & \hline \mathrm{V}_{\text {OUT }}=5 \mathrm{~V} \text {; DB0-DB7, RDY } \\ & \mathrm{V}_{\text {OUT }}=0 \mathrm{~V} \text {; DB0-DB7, RDY } \end{aligned}$ |  | $\begin{gathered} \hline 0.1 \\ -0.1 \end{gathered}$ | $\begin{gathered} 3 \\ -3 \end{gathered}$ |  | $\begin{gathered} \hline 0.1 \\ -0.1 \end{gathered}$ | $\begin{gathered} \hline 0.3 \\ -0.3 \end{gathered}$ | $\begin{gathered} 3 \\ -3 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| I Source, Output Source Current | $\begin{aligned} & \text { VouT }=0 \mathrm{~V} ; \mathrm{DB} 0-\mathrm{DB} 7, \overline{\mathrm{OFL}} \\ & \frac{\mathrm{INT}}{} \end{aligned}$ |  | $\begin{gathered} \hline-12 \\ -9 \end{gathered}$ | $\begin{gathered} \hline-6 \\ -4.0 \end{gathered}$ |  | $\begin{gathered} \hline-12 \\ -9 \end{gathered}$ | $\begin{aligned} & \hline-7.2 \\ & -5.3 \end{aligned}$ | $\begin{gathered} \hline-6 \\ -4.0 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $I_{\text {SINK, }}$ Output Sink Current | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=5 \mathrm{~V} ; \mathrm{DB} 0-\mathrm{DB} 7, \overline{\mathrm{OFL}}, \\ & \mathrm{INT}, \mathrm{RDY} \end{aligned}$ |  | 14 | 7 |  | 14 | 8.4 | 7 | mA |
| $\mathrm{I}_{\text {cc }}$, Supply Current | $\overline{\mathrm{CS}}=\overline{\mathrm{WR}}=\overline{\mathrm{RD}}=0$ |  | 7.5 | 15 |  | 7.5 | 13 | 15 | mA |

## AC Electrical Characteristics

The following specifications apply for $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\mathrm{REF}}(+)=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}(-)=0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| Parameter |  | Conditions |  | Tested Limit (Note 7) | Design Limit (Note 8) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {CRD }}$, Conversion Time for RD Mode |  | Pin 7 = 0, Figure 2 | 1.6 |  | 2.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {Acco }}$, Access Time (Delay from Falling Edge of $\overline{\mathrm{RD}}$ to Output Valid) |  | Pin $7=0$, Figure 2 | $\mathrm{t}_{\mathrm{CRD}}+20$ |  | $\mathrm{t}_{\mathrm{CRD}}+50$ | ns |
| $t_{\text {CWR-RD }}$, Conversion Time for WR-RD Mode |  | $\begin{aligned} & \text { Pin } 7=\mathrm{V}_{\mathrm{Cc}} ; \mathrm{t}_{\mathrm{WR}}=600 \mathrm{~ns}, \\ & \mathrm{t}_{\mathrm{RD}}=600 \mathrm{~ns} ; \text { Figures 3, } 4 \end{aligned}$ |  |  | 1.52 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{WR}}$, Write Time | Min | Pin $7=\mathrm{V}_{\mathrm{CC}}$; Figures 3, 4 |  | 600 |  | ns |
|  | Max | (Note 4) See Graph | 50 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{RD}}$, Read Time Min |  | Pin $7=\mathrm{V}_{\mathrm{cc}}$; Figures 3, 4 (Note 4) See Graph |  | 600 |  | ns |
| $\mathrm{t}_{\text {Acc1 }}$, Access Time (Delay from Falling Edge of $\overline{\mathrm{RD}}$ to Output Valid) |  | Pin $7=\mathrm{V}_{\mathrm{CC}}, \mathrm{t}_{\mathrm{RD}}<\mathrm{t}_{\mathrm{l}}$; Figure 3 $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 190 |  | 280 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 210 |  | 320 | ns |

## AC Electrical Characteristics (Continued)

The following specifications apply for $V_{C C}=5 V, t_{r}=t_{f}=20 \mathrm{~ns}, V_{\text {REF }}(+)=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}(-)=0 \mathrm{~V}$ and $T_{A}=25^{\circ} \mathrm{C}$ unless otherwise speci-
fied.

| Parameter | Conditions | $\begin{gathered} \text { Typ } \\ \text { (Note 6) } \end{gathered}$ | Tested Limit (Note 7) | Design Limit (Note 8) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{Acc} 2}$, Access Time (Delay from Falling Edge of RD to Output Valid) | Pin $7=\mathrm{V}_{\mathrm{CC}}, \mathrm{t}_{\mathrm{RD}}>\mathrm{t}_{\mathrm{i}}$; Figure 4 $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 70 |  | 120 | ns |
|  | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 90 |  | 150 | ns |
| $\mathrm{t}_{\text {Acc3 }}$, Access Time (Delay from Rising Edge of RDY to Output Valid) | $\mathrm{R}_{\text {PULLUP }}=1 \mathrm{k}$ and $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 30 |  |  | ns |
| $\mathrm{t}_{\text {}}$, Internal Comparison Time | Pin 7= $\mathrm{V}_{\mathrm{cc}}$; Figures 4, 5 $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 800 |  | 1300 | ns |
| $\mathrm{t}_{1 \mathrm{H}}, \mathrm{t}_{0 \mathrm{H}}$, TRI-STATE Control (Delay from Rising Edge of $\overline{\mathrm{RD}}$ to Hi-Z State) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 100 |  | 200 | ns |
| $\mathrm{t}_{\mathrm{intL}}$, Delay from Rising Edge of $\overline{\mathrm{WR}}$ to Falling Edge of $\overline{\mathrm{INT}}$ | $\begin{aligned} & \text { Pin } 7=\mathrm{V}_{\mathrm{CC}}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{t}_{\mathrm{RD}}>\mathrm{t}_{1} ; \text { Figure } 4 \\ & \mathrm{t}_{\mathrm{RD}}<\mathrm{t}_{\mathrm{t}} ; \text { Figure } 3 \end{aligned}$ | $t_{\text {RD }}+200$ |  | $\begin{gathered} t_{1} \\ t_{\mathrm{RDD}^{+}+290} \\ \hline \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t} \overline{\mathrm{INT}} \mathrm{H}$, Delay from Rising Edge of $\overline{\mathrm{RD}}$ to Rising Edge of $\overline{\mathrm{NT}}$ | Figures 2, 3, 4 $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pFc}$ | 125 |  | 225 | ns |
| $\mathrm{t}_{\mathrm{INT}}$ HWR , Delay from Rising Edge of $\overline{\mathrm{WR}}$ to Rising Edge of $\overline{\mathrm{INT}}$ | Figure 5, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 175 |  | 270 | ns |
| $\mathrm{t}_{\text {RDY }}$, Delay from $\overline{\mathrm{CS}}$ to RDY | Figure 2, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Pin $7=0$ | 50 |  | 100 | ns |
| $\mathrm{t}_{\mathrm{ID}}$, Delay from INT to Output Valid | Figure 5 | 20 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{Rl}}$, Delay from $\overline{\mathrm{RD}}$ to $\overline{\mathrm{NT}}$ | Pin $7=\mathrm{V}_{\mathrm{CC}}, \mathrm{t}_{\mathrm{RD}}<\mathrm{t}_{\mathrm{I}}$ Figure 3 | 200 |  | 290 | ns |
| $t_{p}$, Delay from End of Conversion to Next Conversion | Figures 2, 3, 4, 5 (Note 4) See Graph |  |  | 500 | ns |
| Slew Rate, Tracking |  | 0.1 |  |  | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{C}_{\mathrm{VIN}}$, Analog Input Capacitance |  | 45 |  |  | pF |
| Cout, Logic Output Capacitance |  | 5 |  |  | pF |
| $\mathrm{C}_{\text {IN }}$, Logic Input Capacitance |  | 5 |  |  | pF |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.
Note 2: All voltages are measured with respect to the GND pin, unless otherwise specified.
Note 3: Total unadjusted error includes offset, full-scale, and linearity errors.
Note 4: Accuracy may degrade if $t_{W R}$ or $t_{R D}$ is shorter than the minimum value specified. See Accuracy vs $t_{W R}$ and Accuracy vs $t_{R D}$ graphs.
Note 5: When the input voltage $\left(\mathrm{V}_{\mathbb{I N}}\right)$ at any pin exceeds the power supply rails $\left(\mathrm{V}_{\mathbb{I N}}<\mathrm{V}^{-}\right.$or $\left.\mathrm{V}_{\mathbb{I N}}>\mathrm{V}^{+}\right)$the absolute value of current at that pin should be limited to 1 mA or less. The 4 mA package input current limits the number of pins that can exceed the power supply boundaries with a 1 mA current limit to four.
Note 6: Typicals are at $25^{\circ} \mathrm{C}$ and represent most likely parametric norm.
Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
Note 8: Design limits are guaranteed but not $100 \%$ tested. These limits are not used to calculate outgoing quality levels.
Note 9: Human body model, 100 pF discharaged through a $1.5 \mathrm{k} \Omega$ resistor.

## TRI-STATE Test Circuits and Waveforms


$\mathrm{t}_{\mathrm{r}}=20 \mathrm{~ns}$


Timing Diagrams


Note: On power-up the state of $\overline{\mathrm{INT}}$ can be high or low.
FIGURE 2. RD Mode (Pin 7 is Low)

## Timing Diagrams (Continued)



FIGURE 3. WR-RD Mode (Pin 7 is High and $t_{R D}<t_{1}$ )


FIGURE 4. WR-RD Mode (Pin 7 is High and $t_{R D}>t_{1}$ )


FIGURE 5. WR-RD Mode (Pin 7 is High) Stand-Alone Operation

## Typical Performance Characteristics



## Conversion Time (RD Mode) vs Temperature



Accuracy vs $\mathrm{t}_{\mathrm{wR}}$


Accuracy vs $\mathrm{t}_{\mathrm{RD}}$


## $\mathbf{t}_{\mathrm{l}}$, Internal Time Delay vs

Temperature

Accuracy vs $\mathrm{V}_{\text {REF }}$
$\left[\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {REF }}(+)-\mathrm{V}_{\text {REF }}(-)\right]$



$$
*_{1} \text { LSB }=\frac{V_{\text {REF }}}{256}
$$



### 1.0 Functional Description

### 1.1 General operation

The ADC0820 uses two 4-bit flash A/D converters to make an 8-bit measurement (Figure 1). Each flash ADC is made up of 15 comparators which compare the unknown input to a reference ladder to get a 4 -bit result. To take a full 8 -bit reading, one flash conversion is done to provide the 4 most significant data bits (via the MS flash ADC). Driven by the 4

MSBs, an internal DAC recreates an analog approximation of the input voltage. This analog signal is then subtracted from the input, and the difference voltage is converted by a second 4 -bit flash ADC (the LS ADC), providing the 4 least significant bits of the output data word.
The internal DAC is actually a subsection of the MS flash converter. This is accomplished by using the same resistor

### 1.0 Functional Description (Continued)

ladder for the A/D as well as for generating the DAC signal The DAC output is actually the tap on the resistor ladder which most closely approximates the analog input. In addition, the "sampled-data" comparators used in the ADC0820 provide the ability to compare the magnitudes of several analog signals simultaneously, without using input summing amplifiers. This is especially useful in the LS flash ADC where the signal to be converted is an analog difference.

### 1.2 THE SAMPLED-DATA COMPARATOR

Each comparator in the ADC0820 consists of a CMOS inverter with a capacitively coupled input (Figures 6, 7). Analog switches connect the two comparator inputs to the input capacitor (C) and also connect the inverter's input and output. This device in effect now has one differential input pair A comparison requires two cycles, one for zeroing the comparator, and another for making the comparison.

In the first cycle, one input switch and the inverter's feedback switch (Figure 6 ) are closed. In this interval, C is charged to the connected input ( V 1 ) less the inverter's bias voltage ( $\mathrm{V}_{\mathrm{B}}$, approximately 1.2 V ). In the second cycle (Figure 7), these two switches are opened and the other (V2) input's switch is closed. The input capacitor now subtracts its stored voltage from the second input and the difference is amplified by the inverter's open loop gain. The inverter's input ( $\mathrm{V}_{\mathrm{B}}{ }^{\prime}$ ) becomes

$$
v_{B}-\left(V 1-V_{2}\right) \frac{C}{C+C_{S}}
$$

and the output will go high or low depending on the sign of $V_{B}{ }^{\prime}-V_{B}$.
The actual circuitry used in the ADC0820 is a simple but important expansion of the basic comparator described above. By adding a second capacitor and another set of switches to the input (Figure 8), the scheme can be expanded to make dual differential comparisons. In this circuit, the feedback switch and one input switch on each capacitor ( $Z$ switches) are closed in the zeroing cycle. A comparison is then made

by connecting the second input on each capacitor and opening all of the other switches (S switches). The change in voltage at the inverter's input, as a result of the change in charge on each input capacitor, will now depend on both input signal differences.

$\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{B}}$
V on $\mathrm{C}=\mathrm{V} 1-\mathrm{V}_{\mathrm{B}}$
$C_{S}=$ stray input node capacito

- $\mathrm{V}_{\mathrm{B}}=$ inverter input bias voltage


## Zeroing Phase

FIGURE 6. Sampled-Data Comparator

$\cdot \mathrm{V}_{\mathrm{B}^{\prime}}-\mathrm{V}_{\mathrm{B}}=\left(\mathrm{V} 2-\mathrm{V}_{1}\right) \frac{\mathrm{C}}{\mathrm{C}+\mathrm{C}_{\mathrm{S}}}$

- $\mathrm{V}_{\mathrm{O}^{\prime}}=\frac{-\mathrm{A}}{\mathrm{C}+\mathrm{C}_{\mathrm{S}}}\left[C V_{2}-\mathrm{CV}_{1}\right]$
$\cdot{ }^{\circ}{ }^{\prime}$ is dependent on $\mathrm{V} 2-\mathrm{V} 1$


## Compare Phase

FIGURE 7. Sampled-Data Comparator

$$
\begin{aligned}
\mathrm{V}_{\mathrm{O}} & =\frac{-\mathrm{A}}{\mathrm{C}_{1}+\mathrm{C}_{2}+\mathrm{C}_{\mathrm{S}}}\left[\mathrm{C} 1\left(\mathrm{~V} 2-\mathrm{V}_{1}\right)+\mathrm{C}_{2}\left(\mathrm{~V}_{4}-\mathrm{V}_{3}\right)\right] \\
& =\frac{-\mathrm{A}}{\mathrm{C}_{1}+\mathrm{C}_{2}+\mathrm{C}_{\mathrm{S}}}\left[\Delta \mathrm{Q}_{\mathrm{C} 1}+\Delta \mathrm{Q}_{\mathrm{C} 2}\right]
\end{aligned}
$$

DS005501-45

FIGURE 8. ADC0820 Comparator (from MS Flash ADC)

### 1.3 ARCHITECTURE

In the ADC0820, one bank of 15 comparators is used in each 4-bit flash A/D converter (Figure 12). The MS (most significant) flash ADC also has one additional comparator to detect input overrange. These two sets of comparators operate alternately, with one group in its zeroing cycle while the other is comparing.
When a typical conversion is started, the WR line is brought low. At this instant the MS comparators go from zeroing to comparison mode (Figure 11). When $\overline{W R}$ is returned high
after at least 600 ns , the output from the first set of comparators (the first flash) is decoded and latched. At this point the two 4-bit converters change modes and the LS (least significant) flash ADC enters its compare cycle. No less than 600 ns later, the $\overline{\mathrm{RD}}$ line may be pulled low to latch the lower 4 data bits and finish the 8 -bit conversion. When $\overline{\mathrm{RD}}$ goes low, the flash A/Ds change state once again in preparation for the next conversion

Figure 11 also outlines how the converter's interface timing relates to its analog input $\left(\mathrm{V}_{\text {IN }}\right)$. In WR-RD mode, $\mathrm{V}_{\text {IN }}$ is mea-

### 1.0 Functional Description <br> (Continued)

sured while $\overline{W R}$ is low. In RD mode, sampling occurs during the first 800 ns of $\overline{\mathrm{RD}}$. Because of the input connections to the ADC0820's LS and MS comparators, the converter has the ability to sample $\mathrm{V}_{\mathrm{IN}}$ at one instant (Section 2.4), despite the fact that two separate 4-bit conversions are being done. More specifically, when WR is low the MS flash is in compare mode (connected to $\mathrm{V}_{\mathrm{IN}}$ ), and the LS flash is in zero mode (also connected to $\mathrm{V}_{\mathrm{IN}}$ ). Therefore both flash ADCs sample $\mathrm{V}_{\mathrm{IN}}$ at the same time.

### 1.4 DIGITAL INTERFACE

The ADC0820 has two basic interface modes which are selected by strapping the MODE pin high or low.

## RD Mode

With the MODE pin grounded, the converter is set to Read mode. In this configuration, a complete conversion is done by pulling $\overline{\mathrm{RD}}$ low until output data appears. An INT line is provided which goes low at the end of the conversion as well as a RDY output which can be used to signal a processor that the converter is busy or can also serve as a system Transfer Acknowledge signal.


When in RD mode, the comparator phases are internally triggered. At the falling edge of $\overline{\mathrm{RD}}$, the MS flash converter goes from zero to compare mode and the LS ADC's comparators enter their zero cycle. After 800 ns , data from the MS flash is latched and the LS flash ADC enters compare mode. Following another 800 ns , the lower 4 bits are recovered.

## WR then RD Mode

With the MODE pin tied high, the A/D will be set up for the WR-RD mode. Here, a conversion is started with the $\overline{W R}$ input; however, there are two options for reading the output data which relate to interface timing. If an interrupt driven scheme is desired, the user can wait for $\overline{\mathrm{NT}}$ to go low before reading the conversion result (Figure 10). INT will typically go low 800 ns after $\overline{\mathrm{WR}}$ 's rising edge. However, if a shorter
conversion time is desired, the processor need not wait for $\overline{\mathrm{INT}}$ and can exercise a read after only 600 ns (Figure 9). If this is done, INT will immediately go low and data will appear at the outputs.


DSOO5501-17
FIGURE 9. WR-RD Mode (Pin 7 is High and $t_{R D}<t_{1}$ )


FIGURE 10. WR-RD Mode (Pin 7 is High and $t_{R D}>t_{1}$ )

## Stand-Alone

For stand-alone operation in WR-RD mode, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ can be tied low and a conversion can be started with $\overline{W R}$. Data will be valid approximately 800 ns following WR's rising edge.


### 1.0 Functional Description (Continued)



Note: MS means most significant
LS means least significant
FIGURE 11. Operating Sequence (WR-RD Mode)

## OTHER INTERFACE CONSIDERATIONS

In order to maintain conversion accuracy, $\overline{W R}$ has a maximum width spec of $50 \mu \mathrm{~s}$. When the MS flash ADC's sampled-data comparators (Section 1.2) are in comparison mode ( $\overline{\mathrm{WR}}$ is low), the input capacitors (C, Figure 8 ) must hold their charge. Switch leakage and inverter bias current can cause errors if the comparator is left in this phase for too long.

Since the MS flash ADC enters its zeroing phase at the end of a conversion (Section 1.3), a new conversion cannot be started until this phase is complete. The minimum spec for this time ( $\mathrm{t}_{\mathrm{p}}$, Figures 2, 3, 4, 5) is 500 ns .


### 2.0 Analog Considerations

### 2.1 REFERENCE AND INPUT

The two $\mathrm{V}_{\text {REF }}$ inputs of the ADC0820 are fully differential and define the zero to full-scale input range of the A to D converter. This allows the designer to easily vary the span of the analog input since this range will be equivalent to the voltage difference between $\mathrm{V}_{\operatorname{IN}}(+)$ and $\mathrm{V}_{\operatorname{IN}}(-)$. By reducing $\mathrm{V}_{\text {REF }}\left(\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {REF }}(+)-\mathrm{V}_{\text {REF }}(-)\right)$ to less than 5 V , the sensitivity of the converter can be increased (i.e., if $\mathrm{V}_{\text {REF }}=2 \mathrm{~V}$ then 1 $\mathrm{LSB}=7.8 \mathrm{mV}$ ). The input/reference arrangement also facilitates ratiometric operation and in many cases the chip power supply can be used for transducer power as well as the $\mathrm{V}_{\text {REF }}$ source.

This reference flexibility lets the input span not only be varied but also offset from zero. The voltage at $\mathrm{V}_{\text {REF }}(-)$ sets the input level which produces a digital output of all zeroes. Though $\mathrm{V}_{\mathbb{I N}}$ is not itself differential, the reference design affords nearly differential-input capability for most measurement applications. Figure 13 shows some of the configurations that are possible.

### 2.2 INPUT CURRENT

Due to the unique conversion techniques employed by the ADC0820, the analog input behaves somewhat differently than in conventional devices. The A/D's sampled-data comparators take varying amounts of input current depending on which cycle the conversion is in.

The equivalent input circuit of the ADC0820 is shown in Figure 14. When a conversion starts (WR low, WR-RD mode), all input switches close, connecting $\mathrm{V}_{\text {IN }}$ to thirty-one 1 pF capacitors. Although the two 4 -bit flash circuits are not both in their compare cycle at the same time, $\mathrm{V}_{\mathrm{IN}}$ still sees all input capacitors at once. This is because the MS flash converter is connected to the input during its compare interval and the LS flash is connected to the input during its zeroing phase (Section 1.3). In other words, the LS ADC uses $\mathrm{V}_{\mathrm{IN}}$ as its zero-phase input.
The input capacitors must charge to the input voltage through the on resistance of the analog switches (about $5 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$ ). In addition, about 12 pF of input stray capacitance must also be charged. For large source resistances, the analog input can be modeled as an RC network as shown in Figure 15. As $R_{S}$ increases, it will take longer for the input capacitance to charge.
In RD mode, the input switches are closed for approximately 800 ns at the start of the conversion. In WR-RD mode, the time that the switches are closed to allow this charging is the time that $\overline{\mathrm{WR}}$ is low. Since other factors force this time to be at least 600 ns , input time constants of 100 ns can be accommodated without special consideration. Typical total input capacitance values of 45 pF allow $\mathrm{R}_{\mathrm{S}}$ to be $1.5 \mathrm{k} \Omega$ without lengthening $\overline{W R}$ to give $\mathrm{V}_{\text {IN }}$ more time to settle.

External Reference 2.5V Full-Scale


Power Supply as Reference



FIGURE 13. Analog Input Options

### 2.0 Analog Considerations (Continued)



DS005501-24
FIGURE 14.


FIGURE 15.

### 2.3 INPUT FILTERING

It should be made clear that transients in the analog input signal, caused by charging current flowing into $\mathrm{V}_{\mathrm{IN}}$, will not degrade the A/D's performance in most cases. In effect the ADC0820 does not "look" at the input when these transients occur. The comparators' outputs are not latched while WR is low, so at least 600 ns will be provided to charge the ADC's input capacitance. It is therefore not necessary to filter out these transients by putting an external cap on the $\mathrm{V}_{\mathrm{IN}}$ terminal.

### 2.4 INHERENT SAMPLE-HOLD

Another benefit of the ADC0820's input mechanism is its ability to measure a variety of high speed signals without the help of an external sample-and-hold. In a conventional SAR type converter, regardless of its speed, the input must remain at least $1 / 2$ LSB stable throughout the conversion process if full accuracy is to be maintained. Consequently, for many high speed signals, this signal must be externally sampled, and held stationary during the conversion.
Sampled-data comparators, by nature of their input switching, already accomplish this function to a large degree (Section 1.2). Although the conversion time for the ADC0820 is $1.5 \mu \mathrm{~s}$, the time through which $\mathrm{V}_{\text {IN }}$ must be $1 / 2 \mathrm{LSB}$ stable is much smaller. Since the MS flash ADC uses $\mathrm{V}_{\text {IN }}$ as its "compare" input and the LS ADC uses $\mathrm{V}_{\mathbb{I N}}$ as its "zero" input, the ADC0820 only "samples" $\mathrm{V}_{\text {IN }}$ when $\overline{W R}$ is low (Sections 1.3 and 2.2). Even though the two flashes are not done simultaneously, the analog signal is measured at one instant. The value of $\mathrm{V}_{\mathrm{IN}}$ approximately 100 ns after the rising edge of WR (100 ns due to internal logic prop delay) will be the measured value.
Input signals with slew rates typically below $100 \mathrm{mV} / \mu \mathrm{s}$ can be converted without error. However, because of the input time constants, and charge injection through the opened comparator input switches, faster signals may cause errors. Still, the ADC0820's loss in accuracy for a given increase in signal slope is far less than what would be witnessed in a conventional successive approximation device. An SAR type converter with a conversion time as fast as $1 \mu \mathrm{~s}$ would still not be able to measure a 5 V 1 kHz sine wave without the aid of an external sample-and-hold. The ADC0820, with no such help, can typically measure $5 \mathrm{~V}, 7 \mathrm{kHz}$ waveforms.


### 3.0 Typical Applications (Continued)



- $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{kHz} \max \pm 4 \mathrm{~V}_{\mathrm{P}}$
- No track-and-hold needed
- Low power consumption



### 3.0 Typical Applications (Continued)




Physical Dimensions inches (millimeters) unless otherwise noted


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


SO Package (M)
Order Number ADC0820BCWM, ADC0820CCWM or ADC0820CIWM
NS Package Number M20B


N2OA (REV G)
Molded Dual-In-Line Package (N)
Order Number ADC0820BCN or ADC0820CCN
NS Package Number N20A
ADC0820 8-Bit High Speed $\mu$ P Compatible A/D Converter with Track/Hold Function
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

Molded Chip Carrier Package (V)
Order Number ADC0820BCV
NS Package Number V20A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT devices or systems without the express written approval of the president and general COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation | National Semiconductor Europe | National Semiconductor Asia Pacific Customer | National Semiconductor Japan Ltd. |
| :---: | :---: | :---: | :---: |
| Americas | Fax: +49 (0) 1 80-530 8586 | Response Group | Tel: 81-3-5639-7560 |
| Tel: 1-800-272-9959 | Email: europe.support@nsc.com | Tel: 65-2544466 | Fax: 81-3-5639-7507 |
| Fax: 1-800-737-7018 | Deutsch Tel: +49 (0) 1 80-530 8585 | Fax: 65-2504466 |  |
| Email: support@nsc.com | English Tel: +49 (0) 1 80-532 7832 | Email: sea.support@nsc.com |  |
|  | Français Tel: +49 (0) 1 80-532 9358 |  |  |
| www.national.com | Italiano Tel: +49 (0) 1 80-534 1680 |  |  |

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

