

June 1999

# ADC0820 8-Bit High Speed µP Compatible A/D Converter with Track/Hold Function

8 Bits

# **General Description**

By using a half-flash conversion technique, the 8-bit ADC0820 CMOS A/D offers a 1.5 µs conversion time and dissipates only 75 mW of power. The half-flash technique consists of 32 comparators, a most significant 4-bit ADC and a least significant 4-bit ADC.

The input to the ADC0820 is tracked and held by the input sampling circuitry eliminating the need for an external sample-and-hold for signals moving at less than  $100 \text{ mV/}\mu\text{s}$ . For ease of interface to microprocessors, the ADC0820 has been designed to appear as a memory location or I/O port without the need for external interfacing logic.

# **Key Specifications**

■ Resolution

■ Conversion Time 2.5 µs Max (RD Mode)

1.5 µs Max (WR-RD Mode)

■ Low Power 75 mW Max


■ Total Unadjusted


Error  $\pm \frac{1}{2}$  LSB and  $\pm 1$  LSB

# **Features**


- Built-in track-and-hold function
- No missing codes
- No external clocking
- Single supply 5 V<sub>DC</sub>
- Easy interface to all microprocessors, or operates stand-alone
- Latched TRI-STATE® output
- Logic inputs and outputs meet both MOS and T<sup>2</sup>L voltage level specifications
- Operates ratiometrically or with any reference value equal to or less than V<sub>CC</sub>
- 0V to 5V analog input voltage range with single 5V supply
- No zero or full-scale adjust required
- Overflow output available for cascading
- 0.3" standard width 20-pin DIP
- 20-pin molded chip carrier package
- 20-pin small outline package
- 20-pin shrink small outline package (SSOP)

# **Connection and Functional Diagrams**





#### Molded Chip Carrier Package




TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 1999 National Semiconductor Corporation

DS005501

# Connection and Functional Diagrams (Continued)



Ordering Information

Part Number	Total Package		Temperature
	Unadjusted Error		Range
ADC0820BCV		V20A — Molded Chip Carrier	0°C to +70°C
ADC0820BCWM	±½ LSB	M20B — Wide Body Small Outline	0°C to +70°C
ADC0820BCN		N20A — Molded DIP	0°C to +70°C
ADC0820CCJ		J20A — Cerdip	-40°C to +85°C
ADC0820CCWM	±1 LSB	M20B — Wide Body Small Outline	0°C to +70°C
ADC0820CIWM	±1 LOB	M20B — Wide Body Small Outline	-40°C to +85°C
ADC0820CCN		N20A — Molded DIP	0°C to +70°C

# Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	10V
Logic Control Inputs	-0.2V to $V_{\rm CC}$ +0.2V
Voltage at Other Inputs and Output	-0.2V to $V_{\rm CC}$ +0.2V
Storage Temperature Range	-65°C to +150°C
Package Dissipation at T <sub>A</sub> = 25°C	875 mW
Input Current at Any Pin (Note 5)	1 mA
Package Input Current (Note 5)	4 mA
ESD Susceptability (Note 9)	1200V
Lead Temp. (Soldering, 10 sec.)	

Dual-In-Line Package (ceramic) 300°C
Surface Mount Package
Vapor Phase (60 sec.) 215°C
Infrared (15 sec.) 220°C

# Operating Ratings (Notes 1, 2)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
ADC0820CCJ	–40°C≤T <sub>A</sub> ≤+85°C
ADC0820CIWM	–40°C≤T <sub>A</sub> ≤+85°C
ADC0820BCN, ADC0820CCN	$0^{\circ}C \le T_A \le 70^{\circ}C$
ADC0820BCV	$0^{\circ}C \le T_A \le 70^{\circ}C$
ADC0820BCWM, ADC0820CCWM	0°C≤T <sub>A</sub> ≤70°C
V <sub>CC</sub> Range	4.5V to 8V

# **Converter Characteristics**

Dual-In-Line Package (plastic)

The following specifications apply for RD mode (pin 7=0),  $V_{CC}$ =5V,  $V_{REF}$ (+)=5V,and  $V_{REF}$ (-)=GND unless otherwise specified. **Boldface limits apply from T<sub>MIN</sub> to T<sub>MAX</sub>**; all other limits  $T_A$ = $T_j$ =25°C.

260°C

Parameter	Conditions	ADC0820CCJ		ADC0820BCN, ADC0820CCN ADC0820BCV, ADC0820BCWM ADC0820CCWM, ADC0820CIWM			Limit Units	
		Тур	Tested	Design	Тур	Tested	Design	
		(Note 6)	Limit	Limit	(Note 6)	Limit	Limit	
			(Note 7)	(Note 8)		(Note 7)	(Note 8)	
Resolution			8			8	8	Bits
Total Unadjusted	ADC0820BCN, BCWM					±1/2	±1/2	LSB
Error	ADC0820CCJ		±1					LSB
(Note 3)	ADC0820CCN, CCWM, CIWM,					±1	±1	LSB
	ADC0820CCMSA					±1	±1	LSB
Minimum Reference		2.3	1.00		2.3	1.2		kΩ
Resistance								
Maximum Reference		2.3	6		2.3	5.3	6	kΩ
Resistance								
Maximum V <sub>REF</sub> (+)			V <sub>cc</sub>			V <sub>cc</sub>	V <sub>cc</sub>	V
Input Voltage								
Minimum V <sub>REF</sub> (-)			GND			GND	GND	V
Input Voltage								
Minimum V <sub>REF</sub> (+)			V <sub>REF</sub> (-)			V <sub>REF</sub> (-)	V <sub>REF</sub> (-)	V
Input Voltage								
Maximum V <sub>REF</sub> (-)			V <sub>REF</sub> (+)			V <sub>REF</sub> (+)	V <sub>REF</sub> (+)	V
Input Voltage								
Maximum V <sub>IN</sub> Input			V <sub>CC</sub> +0.1			V <sub>CC</sub> +0.1	V <sub>CC</sub> +0.1	V
Voltage								
Minimum V <sub>IN</sub> Input			GND-0.1			GND-0.1	GND-0.1	V
Voltage								
Maximum Analog	CS =V <sub>CC</sub>							
Input Leakage	V <sub>IN</sub> =V <sub>CC</sub>		3			0.3	3	μA
Current	V <sub>IN</sub> =GND		-3			-0.3	-3	μA
Power Supply	V <sub>CC</sub> =5V±5%	±1/16	±1/4		±1/16	±1/4	±1/4	LSB
Sensitivity								

# **DC Electrical Characteristics**

The following specifications apply for  $V_{CC}$ =5V, unless otherwise specified. **Boldface limits apply from T<sub>MIN</sub> to T<sub>MAX</sub>**; all other limits  $T_A$ = $T_J$ =25°C.

Parameter	Conditions		ADC0820CCJ			ADC0820BCN, ADC0820CCN ADC0820BCV, ADC0820BCWM ADC0820CCWM, ADC0820CIWM			Limit Units
			Тур	Tested	Design	Тур	Tested	Design	
			(Note 6)	Limit	Limit	(Note 6)	Limit	Limit	
				(Note 7)	(Note 8)		(Note 7)	(Note 8)	
V <sub>IN(1)</sub> , Logical "1"	V <sub>CC</sub> =5.25V	CS, WR, RD		2.0			2.0	2.0	V
Input Voltage		Mode		3.5			3.5	3.5	V
V <sub>IN(0)</sub> , Logical "0"	V <sub>CC</sub> =4.75V	CS, WR, RD		0.8			0.8	0.8	V
Input Voltage		Mode		1.5			1.5	1.5	V
I <sub>IN(1)</sub> , Logical "1"	V <sub>IN(1)</sub> =5V; <del>CS</del>	, RD	0.005	1		0.005		1	μA
Input Current	V <sub>IN(1)</sub> =5V; WR		0.1	3		0.1	0.3	3	μA
	V <sub>IN(1)</sub> =5V; Mod	le	50	200		50	170	200	μΑ
I <sub>IN(0)</sub> , Logical "0"	V <sub>IN(0)</sub> =0V; CS	, RD , WR ,	-0.005	-1		-0.005		-1	μΑ
Input Current	Mode								
V <sub>OUT(1)</sub> , Logical "1"	V <sub>CC</sub> =4.75V, I <sub>OI</sub>	<sub>UT</sub> =-360 μA;		2.4			2.8	2.4	V
Output Voltage	DB0-DB7, OF	L, <del>INT</del>							
	V <sub>CC</sub> =4.75V, I <sub>OI</sub>	V <sub>CC</sub> =4.75V, I <sub>OUT</sub> =-10 μA;		4.5			4.6	4.5	V
	DB0-DB7, OFI	L, <del>INT</del>							
V <sub>OUT(0)</sub> , Logical "0"	V <sub>CC</sub> =4.75V, I <sub>OI</sub>	<sub>UT</sub> =1.6 mA;		0.4			0.34	0.4	V
Output Voltage	DB0-DB7, OF	$\overline{L}$ , $\overline{INT}$ , $RDY$							
I <sub>OUT</sub> , TRI-STATE	V <sub>OUT</sub> =5V; DB0	–DB7, RDY	0.1	3		0.1	0.3	3	μA
Output Current	V <sub>OUT</sub> =0V; DB0	–DB7, RDY	-0.1	-3		-0.1	-0.3	-3	μA
I <sub>SOURCE</sub> , Output	V <sub>OUT</sub> =0V; DB0	–DB7, OFL	-12	-6		-12	-7.2	-6	mA
Source Current	ĪNT		-9	-4.0		-9	-5.3	-4.0	mA
I <sub>SINK</sub> , Output Sink	V <sub>OUT</sub> =5V; DB0	–DB7, OFL,	14	7		14	8.4	7	mA
Current	ĪNT , RDY								
I <sub>CC</sub> , Supply Current	CS =WR =RD	=0	7.5	15		7.5	13	15	mA

# **AC Electrical Characteristics**

The following specifications apply for  $V_{CC}=5V$ ,  $t_r=t_f=20$  ns,  $V_{REF}(+)=5V$ ,  $V_{REF}(-)=0V$  and  $T_A=25$  °C unless otherwise specified.

			Тур	Tested	Design	
Parameter		Conditions	(Note 6)	Limit	Limit	Units
				(Note 7)	(Note 8)	
$t_{\text{CRD}}$ , Conversion Time Mode	for RD	Pin 7 = 0, <i>Figure 2</i>	1.6		2.5	μs
t <sub>ACC0</sub> , Access Time (De	elay from	Pin 7 = 0, <i>Figure 2</i>	t <sub>CRD</sub> +20		t <sub>CRD</sub> +50	ns
Falling Edge of $\overline{RD}$ to (Valid)	Output					
t <sub>CWR-RD</sub> , Conversion Ti	me for	Pin 7 = V <sub>CC</sub> ; t <sub>WR</sub> = 600 ns,			1.52	μs
WR-RD Mode		t <sub>RD</sub> =600 ns; Figures 3, 4				
t <sub>WR</sub> , Write Time	Min	Pin 7 = V <sub>CC</sub> ; Figures 3, 4		600		ns
	Max	(Note 4) See Graph	50			μs
t <sub>RD</sub> , Read Time	Min	Pin 7 = V <sub>CC</sub> ; Figures 3, 4		600		ns
		(Note 4) See Graph				
t <sub>ACC1</sub> , Access Time (De	elay from	Pin 7 = $V_{CC}$ , $t_{RD} < t_I$ ; Figure 3				
Falling Edge of $\overline{RD}$ to (Valid)	Output	C <sub>L</sub> =15 pF	190		280	ns
		C <sub>L</sub> =100 pF	210		320	ns

# **AC Electrical Characteristics** (Continued)

The following specifications apply for  $V_{CC}$ =5V,  $t_r$ = $t_f$ =20 ns,  $V_{REF}$ (+)=5V,  $V_{REF}$ (-)=0V and  $T_A$ =25°C unless otherwise specified.

Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
t <sub>ACC2</sub> , Access Time (Delay from	Pin 7 = $V_{CC}$ , $t_{RD} > t_I$ ; Figure 4				
Falling Edge of RD to Output	C <sub>L</sub> =15 pF	70		120	ns
Valid)	C <sub>L</sub> =100 pF	90		150	ns
t <sub>ACC3</sub> , Access Time (Delay from Rising Edge of RDY to Output Valid)	$R_{PULLUP}$ = 1k and $C_L$ = 15 pF	30			ns
t <sub>I</sub> , Internal Comparison Time	Pin 7=V <sub>CC</sub> ; Figures 4, 5 C <sub>L</sub> =50 pF	800		1300	ns
t <sub>1H</sub> , t <sub>0H</sub> , TRI-STATE Control	R <sub>L</sub> =1k, C <sub>L</sub> =10 pF	100		200	ns
(Delay from Rising Edge of RD to					
Hi-Z State)					
t <sub>INTL</sub> , Delay from Rising Edge of	Pin 7 = $V_{CC}$ , $C_L$ = 50 pF				
WR to Falling Edge of INT	t <sub>RD</sub> >t <sub>I</sub> ; Figure 4			t <sub>I</sub>	ns
	t <sub>RD</sub> <t<sub>I; Figure 3</t<sub>	t <sub>RD</sub> +200		t <sub>RD</sub> +290	ns
$t_{\text{INTH}}^{-}$ , Delay from Rising Edge of	Figures 2, 3, 4	125		225	ns
RD to Rising Edge of INT	C <sub>L</sub> =50 pFc				
$t_{\text{INTHWR}}$ , Delay from Rising Edge of	Figure 5, C <sub>L</sub> =50 pF	175		270	ns
WR to Rising Edge of INT					
t <sub>RDY</sub> , Delay from CS to RDY	Figure 2, C <sub>L</sub> =50 pF, Pin 7 =0	50		100	ns
t <sub>ID</sub> , Delay from INT to Output Valid	Figure 5	20		50	ns
t <sub>RI</sub> , Delay from RD to INT	Pin 7=V <sub>CC</sub> , t <sub>RD</sub> <t<sub>I</t<sub>	200		290	ns
	Figure 3				
t <sub>P</sub> , Delay from End of Conversion	Figures 2, 3, 4, 5			500	ns
to Next Conversion	(Note 4) See Graph				
Slew Rate, Tracking		0.1			V/µs
C <sub>VIN</sub> , Analog Input Capacitance		45			pF
C <sub>OUT</sub> , Logic Output Capacitance		5			pF
C <sub>IN</sub> , Logic Input Capacitance		5			pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

 $\textbf{Note 2:} \ \ \textbf{All voltages are measured with respect to the GND pin, unless otherwise specified}.$ 

 $\textbf{Note 3:} \ \ \textbf{Total unadjusted error includes offset, full-scale, and linearity errors.}$ 

 $\textbf{Note 4:} \ \ \text{Accuracy may degrade if } \ t_{WR} \ \text{or } \ t_{RD} \ \text{is shorter than the minimum value specified.} \ \ \text{See Accuracy vs } \ t_{WR} \ \text{and Accuracy vs } \ t_{RD} \ \text{graphs.}$ 


Note 5: When the input voltage  $(V_{IN})$  at any pin exceeds the power supply rails  $(V_{IN} < V^- \text{or } V_{IN} > V^+)$  the absolute value of current at that pin should be limited to 1 mA or less. The 4 mA package input current limits the number of pins that can exceed the power supply boundaries with a 1 mA current limit to four.


Note 6: Typicals are at 25°C and represent most likely parametric norm.


Note 7: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).


Note 8: Design limits are guaranteed but not 100% tested. These limits are not used to calculate outgoing quality levels.

Note 9: Human body model, 100 pF discharaged through a 1.5 k $\Omega$  resistor.










# **Timing Diagrams**



t<sub>r</sub>=20 ns

t<sub>r</sub>=20 ns

Note: On power-up the state of  $\overline{\text{INT}}$  can be high or low.

FIGURE 2. RD Mode (Pin 7 is Low)






FIGURE 3. WR-RD Mode (Pin 7 is High and  $\rm t_{RD}{<}t_{I})$ 




FIGURE 4. WR-RD Mode (Pin 7 is High and  $t_{RD}$ > $t_{I}$ )








FIGURE 5. WR-RD Mode (Pin 7 is High) Stand-Alone Operation


# Typical Performance Characteristics Logic Input Threshold Voltage Conversion Time (RD Mode) vs Temperature 2 1.7 3























\*1 LSB= $\frac{V_{REF}}{256}$ 

De	scripti	on of Pin Functions	Pin	Name	Function
Pin	Name	Function	9	ĪNT	WR-RD Mode
1	V <sub>IN</sub>	Analog input; range =GND≤V <sub>IN</sub> ≤V <sub>CC</sub>			INT going low indicates that the
2	DB0	TRI-STATE data output — bit 0 (LSB)			conversion is completed and the data
3	DB1	TRI-STATE data output — bit 1			result is in the output latch. INT will go
4	DB2	TRI-STATE data output — bit 2			low, $\sim 800$ ns (the preset internal time out, $t_i$ ) after the rising edge of $\overline{WR}$ (see
5	DB3	TRI-STATE data output — bit 3			Figure 4); or $\overline{\text{INT}}$ will go low after the
6	WR	WR-RD Mode			falling edge of $\overline{RD}$ , if $\overline{RD}$ goes low prior
U	/RDY	WR: With CS low, the conversion is			to the 800 ns time out (see Figure 3).
		started on the falling edge of WR.  Approximately 800 ns (the preset internal			$\overline{\text{INT}}$ is reset by the rising edge of $\overline{\text{RD}}$ or $\overline{\text{CS}}$ (see <i>Figures 3, 4</i> ).
		time out, $t_i$ ) after the $\overline{WR}$ rising edge, the			RD Mode
		result of the conversion will be strobed			INT going low indicates that the
		into the output latch, provided that RD			conversion is completed and the data
		does not occur prior to this time out (see			result is in the output latch. INT is reset
		Figures 3, 4).			by the rising edge of $\overline{RD}$ or $\overline{CS}$ (see
		RD Mode			Figure 2).
		RDY: This is an open drain output (no	10	GND	Ground
		internal pull-up device). RDY will go low after the falling edge of $\overline{CS}$ ; RDY will go	11	V <sub>REF</sub> (-)	The bottom of resistor ladder, voltage range: $GND \le V_{REF}(-) \le V_{REF}(+)$ (Note 5)
		TRI-STATE when the result of the conversion is strobed into the output	12	$V_{REF}(+)$	The top of resistor ladder, voltage range: $V_{REF}(-) \le V_{REF}(+) \le V_{CC}$ (Note 5)
		latch. It is used to simplify the interface	13	CS	$\overline{\text{CS}}$ must be low in order for the $\overline{\text{RD}}$ or
		to a microprocessor system (see Figure			WR to be recognized by the converter.
_		2).	14	DB4	TRI-STATE data output — bit 4
7	Mode	Mode: Mode selection input — it is	15	DB5	TRI-STATE data output — bit 5
		internally tied to GND through a 50 μA current source.	16	DB6	TRI-STATE data output — bit 6
		RD Mode: When mode is low	17	DB7	TRI-STATE data output — bit 7 (MSB)
		WR-RD Mode: When mode is high	18	OFL	Overflow output — If the analog input is
8	RD	WR-RD Mode			higher than the V <sub>REF</sub> (+), OFL will be low
Ü	T C	With CS low, the TRI-STATE data			at the end of conversion. It can be used
		outputs (DB0-DB7) will be activated			to cascade 2 or more devices to have
		when RD goes low (see Figure 5). RD			more resolution (9, 10-bit). This output is always active and does not go into
		can also be used to increase the speed			TRI-STATE as DB0–DB7 do.
		of the converter by reading data prior to	19	NC	No connection
		the preset internal time out ( $t_{l}$ , ~800 ns).	20		
		If this is done, the data result transferred	20	$V_{CC}$	Power supply voltage
		to output latch is latched after the falling			
		edge of the RD (see <i>Figures 3, 4</i> ). <b>RD Mode</b>			
		With $\overline{CS}$ low, the conversion will start with $\overline{RD}$ going low, also $\overline{RD}$ will enable			
		the TRI-STATE data outputs at the			
		completion of the conversion. RDY going			
		TRI-STATE and INT going low indicates			
		the completion of the conversion (see			
		Figure 2).			
1 0	Funo	tional Deceription			
		tional Description			
		OPERATION			rnal DAC recreates an analog approximation
		uses two 4-bit flash A/D converters to make irement ( <i>Figure 1</i> ). Each flash ADC is made			Itage. This analog signal is then subtracted and the difference voltage is converted by a
		arators which compare the unknown input to a			ash ADC (the LS ADC), providing the 4 leas
		er to get a 4-bit result. To take a full 8-bit read-			of the output data word.
-		conversion is done to provide the 4 most sig-			AC is actually a subsection of the MS flash
nifica	ant data b	its (via the MS flash ADC). Driven by the 4	conv	erter. This	is accomplished by using the same resistor

# 1.0 Functional Description (Continued)

ladder for the A/D as well as for generating the DAC signal. The DAC output is actually the tap on the resistor ladder which most closely approximates the analog input. In addition, the "sampled-data" comparators used in the ADC0820 provide the ability to compare the magnitudes of several analog signals simultaneously, without using input summing amplifiers. This is especially useful in the LS flash ADC, where the signal to be converted is an analog difference.

#### 1.2 THE SAMPLED-DATA COMPARATOR

Each comparator in the ADC0820 consists of a CMOS inverter with a capacitively coupled input (Figures 6, 7). Analog switches connect the two comparator inputs to the input capacitor (C) and also connect the inverter's input and output. This device in effect now has one differential input pair. A comparison requires two cycles, one for zeroing the comparator, and another for making the comparison.


In the first cycle, one input switch and the inverter's feedback switch (Figure 6) are closed. In this interval, C is charged to the connected input (V1) less the inverter's bias voltage (V<sub>B</sub>, approximately 1.2V). In the second cycle (Figure 7), these two switches are opened and the other (V2) input's switch is closed. The input capacitor now subtracts its stored voltage from the second input and the difference is amplified by the inverter's open loop gain. The inverter's input (V<sub>B</sub>') becomes

$$V_B - (V1 - V2) \frac{C}{C + C_S}$$

and the output will go high or low depending on the sign of V<sub>B</sub>'-V<sub>B</sub>.

The actual circuitry used in the ADC0820 is a simple but important expansion of the basic comparator described above. By adding a second capacitor and another set of switches to the input (Figure 8), the scheme can be expanded to make dual differential comparisons. In this circuit, the feedback switch and one input switch on each capacitor (Z switches) are closed in the zeroing cycle. A comparison is then made


by connecting the second input on each capacitor and opening all of the other switches (S switches). The change in voltage at the inverter's input, as a result of the change in charge on each input capacitor, will now depend on both input signal differences.



- $\bullet \ \mathsf{V}_\mathsf{O} = \mathsf{V}_\mathsf{B} \\ \bullet \ \mathsf{V} \ \mathsf{on} \ \mathsf{C} = \mathsf{V1} \text{-} \mathsf{V}_\mathsf{B}$
- C<sub>S</sub> = stray input node capacitor
- V<sub>B</sub> = inverter input bias voltage

#### Zeroing Phase

#### FIGURE 6. Sampled-Data Comparator



$$\bullet V_B' - V_B = (V2 - V1) \frac{C}{C + Cc}$$

$$\bullet V_{O^{'}} = \frac{-A}{C + C_{S}} [CV2 - CV1]$$

Vo' is dependent on V2−V1

#### **Compare Phase**

#### FIGURE 7. Sampled-Data Comparator

$$\begin{split} V_{O} &= \frac{-A}{C1 + C2 + C_{S}} \left[ C1(V2 - V1) + C2(V4 - V3) \right] \\ &= \frac{-A}{C1 + C2 + C_{S}} \left[ \Delta Q_{C1} + \Delta Q_{C2} \right] \end{split}$$

FIGURE 8. ADC0820 Comparator (from MS Flash ADC)

#### 1.3 ARCHITECTURE

In the ADC0820, one bank of 15 comparators is used in each 4-bit flash A/D converter (Figure 12). The MS (most significant) flash ADC also has one additional comparator to detect input overrange. These two sets of comparators operate alternately, with one group in its zeroing cycle while the other is comparing.

When a typical conversion is started, the WR line is brought low. At this instant the MS comparators go from zeroing to comparison mode (*Figure 11*). When WR is returned high

after at least 600 ns, the output from the first set of comparators (the first flash) is decoded and latched. At this point the two 4-bit converters change modes and the LS (least significant) flash ADC enters its compare cycle. No less than 600 ns later, the  $\overline{\text{RD}}$  line may be pulled low to latch the lower 4 data bits and finish the 8-bit conversion. When RD goes low, the flash A/Ds change state once again in preparation for the next conversion.

Figure 11 also outlines how the converter's interface timing relates to its analog input (VIN). In WR-RD mode, VIN is mea-

# 1.0 Functional Description (Continued)


sured while  $\overline{WR}$  is low. In RD mode, sampling occurs during the first 800 ns of  $\overline{RD}$ . Because of the input connections to the ADC0820's LS and MS comparators, the converter has the ability to sample  $V_{IN}$  at one instant (Section 2.4), despite the fact that two separate 4-bit conversions are being done. More specifically, when  $\overline{WR}$  is low the MS flash is in compare mode (connected to  $V_{IN}$ ), and the LS flash is in zero mode (also connected to  $V_{IN}$ ). Therefore both flash ADCs sample  $V_{IN}$  at the same time.

#### 1.4 DIGITAL INTERFACE

The ADC0820 has two basic interface modes which are selected by strapping the MODE pin high or low.

#### **RD Mode**

With the MODE pin grounded, the converter is set to Read mode. In this configuration, a complete conversion is done by pulling  $\overline{\text{RD}}$  low until output data appears. An  $\overline{\text{INT}}$  line is provided which goes low at the end of the conversion as well as a RDY output which can be used to signal a processor that the converter is busy or can also serve as a system Transfer Acknowledge signal.



When in RD mode, the comparator phases are internally triggered. At the falling edge of  $\overline{\text{RD}}$ , the MS flash converter goes from zero to compare mode and the LS ADC's comparators enter their zero cycle. After 800 ns, data from the MS flash is latched and the LS flash ADC enters compare mode. Following another 800 ns, the lower 4 bits are recovered.

#### WR then RD Mode

With the MODE pin tied high, the A/D will be set up for the WR-RD mode. Here, a conversion is started with the  $\overline{WR}$  input; however, there are two options for reading the output data which relate to interface timing. If an interrupt driven scheme is desired, the user can wait for  $\overline{INT}$  to go low before reading the conversion result (*Figure 10*).  $\overline{INT}$  will typically go low 800 ns after  $\overline{WR}$ 's rising edge. However, if a shorter

conversion time is desired, the processor need not wait for  $\overline{\text{INT}}$  and can exercise a read after only 600 ns (*Figure 9*). If this is done,  $\overline{\text{INT}}$  will immediately go low and data will appear at the outputs.




FIGURE 9. WR-RD Mode (Pin 7 is High and t<sub>RD</sub><t<sub>I</sub>)






FIGURE 10. WR-RD Mode (Pin 7 is High and  $t_{RD}>t_I$ )

#### Stand-Alone

For stand-alone operation in WR-RD mode,  $\overline{CS}$  and  $\overline{RD}$  can be tied low and a conversion can be started with  $\overline{WR}$ . Data will be valid approximately 800 ns following  $\overline{WR}$ 's rising edge.

#### WR-RD Mode (Pin 7 is High) Stand-Alone Operation






**Note:** MS means most significant LS means least significant

FIGURE 11. Operating Sequence (WR-RD Mode)

## OTHER INTERFACE CONSIDERATIONS

In order to maintain conversion accuracy,  $\overline{WR}$  has a maximum width spec of 50  $\mu$ s. When the MS flash ADC's sampled-data comparators (Section 1.2) are in comparison mode ( $\overline{WR}$  is low), the input capacitors (C, *Figure 8*) must hold their charge. Switch leakage and inverter bias current can cause errors if the comparator is left in this phase for too long.

Since the MS flash ADC enters its zeroing phase at the end of a conversion (Section 1.3), a new conversion cannot be started until this phase is complete. The minimum spec for this time ( $t_P$ , *Figures 2, 3, 4, 5*) is 500 ns.



# 2.0 Analog Considerations

#### 2.1 REFERENCE AND INPUT

The two V<sub>REF</sub> inputs of the ADC0820 are fully differential and define the zero to full-scale input range of the A to D converter. This allows the designer to easily vary the span of the analog input since this range will be equivalent to the voltage difference between V<sub>IN</sub>(+) and V<sub>IN</sub>(-). By reducing V<sub>REF</sub>(V<sub>REF</sub>=V<sub>REF</sub>(+)-V<sub>REF</sub>(-)) to less than 5V, the sensitivity of the converter can be increased (i.e., if V<sub>REF</sub>=2V then 1 LSB=7.8 mV). The input/reference arrangement also facilitates ratiometric operation and in many cases the chip power supply can be used for transducer power as well as the V<sub>REF</sub> source.

This reference flexibility lets the input span not only be varied but also offset from zero. The voltage at  $\rm V_{REF}(-)$  sets the input level which produces a digital output of all zeroes. Though  $\rm V_{IN}$  is not itself differential, the reference design affords nearly differential-input capability for most measurement applications. Figure 13 shows some of the configurations that are possible.

#### 2.2 INPUT CURRENT


Due to the unique conversion techniques employed by the ADC0820, the analog input behaves somewhat differently than in conventional devices. The A/D's sampled-data comparators take varying amounts of input current depending on which cycle the conversion is in.

The equivalent input circuit of the ADC0820 is shown in Figure 14. When a conversion starts ( $\overline{\text{WR}}$  low, WR-RD mode), all input switches close, connecting  $V_{\text{IN}}$  to thirty-one 1 pF capacitors. Although the two 4-bit flash circuits are not both in their compare cycle at the same time,  $V_{\text{IN}}$  still sees all input capacitors at once. This is because the MS flash converter is connected to the input during its compare interval and the LS flash is connected to the input during its zeroing phase (Section 1.3). In other words, the LS ADC uses  $V_{\text{IN}}$  as its zero-phase input.


The input capacitors must charge to the input voltage through the on resistance of the analog switches (about 5  $\rm k\Omega$  to 10 kΩ). In addition, about 12 pF of input stray capacitance must also be charged. For large source resistances, the analog input can be modeled as an RC network as shown in Figure 15. As  $\rm R_S$  increases, it will take longer for the input capacitance to charge.

In RD mode, the input switches are closed for approximately 800 ns at the start of the conversion. In WR-RD mode, the time that the switches are closed to allow this charging is the time that  $\overline{WR}$  is low. Since other factors force this time to be at least 600 ns, input time constants of 100 ns can be accommodated without special consideration. Typical total input capacitance values of 45 pF allow  $R_{\rm S}$  to be 1.5 k $\Omega$  without lengthening  $\overline{WR}$  to give  $V_{\rm IN}$  more time to settle.


#### External Reference 2.5V Full-Scale



### Power Supply as Reference



#### Input Not Referred to GND



DS005501-23

FIGURE 13. Analog Input Options

## 2.0 Analog Considerations (Continued)




FIGURE 14.




FIGURE 15.

#### 2.3 INPUT FILTERING


It should be made clear that transients in the analog input signal, caused by charging current flowing into  $V_{\text{IN}},$  will not degrade the A/D's performance in most cases. In effect the ADC0820 does not "look" at the input when these transients occur. The comparators' outputs are not latched while  $\overline{\text{WR}}$  is low, so at least 600 ns will be provided to charge the ADC's input capacitance. It is therefore not necessary to filter out these transients by putting an external cap on the  $V_{\text{IN}}$  terminates.

#### 2.4 INHERENT SAMPLE-HOLD

Another benefit of the ADC0820's input mechanism is its ability to measure a variety of high speed signals without the help of an external sample-and-hold. In a conventional SAR type converter, regardless of its speed, the input must remain at least ½ LSB stable throughout the conversion process if full accuracy is to be maintained. Consequently, for many high speed signals, this signal must be externally sampled, and held stationary during the conversion.


Sampled-data comparators, by nature of their input switching, already accomplish this function to a large degree (Section 1.2). Although the conversion time for the ADC0820 is 1.5  $\mu_S$ , the time through which  $V_{\rm IN}$  must be 1/2 LSB stable is much smaller. Since the MS flash ADC uses  $V_{\rm IN}$  as its "compare" input and the LS ADC uses  $V_{\rm IN}$  as its "zero" input, the ADC0820 only "samples"  $V_{\rm IN}$  when WR is low (Sections 1.3 and 2.2). Even though the two flashes are not done simultaneously, the analog signal is measured at one instant. The value of  $V_{\rm IN}$  approximately 100 ns after the rising edge of  $\overline{WR}$  (100 ns due to internal logic prop delay) will be the measured value.


Input signals with slew rates typically below 100 mV/µs can be converted without error. However, because of the input time constants, and charge injection through the opened comparator input switches, faster signals may cause errors. Still, the ADC0820's loss in accuracy for a given increase in signal slope is far less than what would be witnessed in a conventional successive approximation device. An SAR type converter with a conversion time as fast as 1 µs would still not be able to measure a 5V 1 kHz sine wave without the aid of an external sample-and-hold. The ADC0820, with no such help, can typically measure 5V, 7 kHz waveforms.





# 3.0 Typical Applications (Continued) Telecom A/D Converter Multiple Input Channels AND CONVERTED TO ADGRAP TO ADG















# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Molded Chip Carrier Package (V) Order Number ADC0820BCV NS Package Number V20A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.