

**CMOS-CCD Signal Processor****Description**

The CXL1517N/1518N are CMOS-CCD signal processors developed for CCD camera complementary color filter array processing system.


CXL1517N

452.5-bit  $\times$  2, 453.5-bit 1H CCD delay line

CXL1518N

300.5-bit  $\times$  2, 301.5-bit 1H CCD delay line

24 pin SSOP (Plastic)

**Features**

- Single 5V power supply
- Low power consumption (Typ.)
 

CXL1517N	120mW
CXL1518N	75mW
- Built-in peripheral circuits
- Built-in CDS (Correlated Double Sampling) circuit

**Structure**

CMOS-CCD

**Functions**

- Clock driver
- Autobias circuit (Center and black)
- Pedestal clamp circuit
- CDS circuit
- Overflow prevention circuit

**Absolute Maximum Ratings (Ta = 25°C)**

Supply voltage	V <sub>DD</sub>	6	V
Operating temperature	T <sub>opr</sub>	-10 to +65	°C
Storage temperature	T <sub>stg</sub>	-55 to +150	°C
Allowable power dissipation	P <sub>D</sub>	350	mW (SSOP package)


**Recommended Operating Voltage Range (Ta = 25°C)**

Supply voltage	V <sub>DD</sub>	4.6 to 5.25	V
----------------	-----------------	-------------	---

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Clock voltage Low	V <sub>L</sub>	V <sub>ss</sub>		0.3 $\times$ V <sub>DD</sub>	V	
Clock voltage High	V <sub>H</sub>	0.7 $\times$ V <sub>DD</sub>		V <sub>DD</sub>	V	
Clock frequency	CXL1517N	f <sub>CL</sub>	7.16		MHz	NTSC: 455f <sub>H</sub> CCIR: 454f <sub>H</sub>
	CXL1518N	f <sub>CL</sub>	4.77		MHz	NTSC: 910f <sub>H</sub> /3 CCIR: 908f <sub>H</sub> /3

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram and Pin Configuration (Top View)



**Pin Description**

Pin No.	Symbol	I/O	Description	Comment
1	Vss	—		
2	Vss	—	GND	Analog
3	IN-B	I	Signal input B channel (Y)	
4	ABBL	O	Autobias DC output for Y signal	Black level bias
5	VDD	—	Power supply	Analog
6	IN-C	I	Signal input C channel (Y)	Black level bias at no clamp > 100k
7	CLP	I	Clamp pulse input	> 100k
8	VDD	—	Power supply	Output circuit
9	OUT-C	O	Signal output C channel	
10	VGG	O	Output circuit bias DC output	
11	OUT-B	O	Signal output B channel	
12	NC	—	—	
13	NC	—	—	
14	OUT-A	O	Signal output A channel	
15	CDS	O	DC output for CDS	
16	Vss	—	GND	Output circuit
17	Vss	—	GND	Timing
18	XDL2	I	Clock pulse input 2	> 100k
19	XDL1	I	Clock pulse input 1	> 100k
20	VDD	—	Power supply	Timing
21	ABCN	O	Autobias DC output for C signal	
22	ABOVF	O	Autobias DC output for overflow prevention circuit	
23	IN-A	I	Signal input A channel (C)	Center level bias at no clamp > 100k
24	NC	—	—	

## Electrical Characteristics

$T_a = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ ,  $V_{SS} = 0\text{V}$        $f_{CL} = 7.16\text{MHz}$  (CXL1517N)  
 $f_{CL} = 4.77\text{MHz}$  (CXL1518N)

Item	Symbol	Test point	SW conditions				Bias conditions		Conditions			Ratings			Unit	
			SV1	SW1	SW2	SW3	SV4 to 6	E1	Min.	Typ.	Max.	Min.	Typ.	Max.		
Autobias center level	ABCN	$V_1$	a	b	a	a			4.2	4.6	4.8	V				
Autobias black level	ABBL	$V_2$	a	b	a	a			3.9	4.3	4.5	V				
Overflow prevention circuit Autobias level	ABOVF	$V_3$	a	b	a	a			2.6	3.0	3.3	V				
CDS source level	CDS	$V_4$	a	a	a	a			1.2	2.3	3.5	V				
Output circuit bias level	$V_{GG}$	$V_5$	a	a	a	a			0.3	0.8	3.0	V				
Current * supply	$I_{DD}$ CXL1517N CXL1518N	$A_1$	b	a	a	a	$V_1$		—	24	35	mA	—	15	25	
Insertion gain	$IG$	$V_6$	b	a	to	c	$A \rightarrow V_1$ $B, C \rightarrow$ $V_2 + 0.25\text{V}$	20 log	Output amplitude (mVp-p) Input amplitude (SIN 100kHz, 100mVp-p)	-4.5	-3.5	—	dB			
Frequency * response	$f_G$ CXL1517N CXL1518N	$V_6$	b ↓ c	a to c	a	↓		20 log	Output amplitude (SIN 1MHz, 100mVp-p) Output amplitude (SIN 100kHz, 100mVp-p)	-1.5	-0.4	—	dB	-1.8	-0.8	—
Linearity	Lin.	$V_6$	b	a	to	c		Note 1)		0	5	12	%			
The insertion gain difference between channels	$\Delta G$								Note 2)	0	5	12	%			
Linearity difference between channels	$B_{ch} \rightarrow C_{ch}$	$\Delta L_{BC}$							Note 3)	0	1	5	%			
Cross-talk between channels	CRT	$V_6$	b	b	a ↑ c	b	$A \rightarrow V_1$ $B, C \rightarrow$ $V_2 + 0.25\text{V}$		Note 4)	0	1	3	%			

\* Standard values are different between CXL1517N and CXL1518N.

**Notes)****1) Linearity testing**

For A channel, set input bias to ABCN – 0.2V first, and then set it to ABCN and ABCN + 0.2V. Then input a sine wave of 100kHz and 100mVp-p, and compare the three output amplitudes. For B channel and C channel, set input bias to ABBL + 0.45V first, and then set it to ABBL + 0.25V and ABBL + 0.05V. Then input a sine wave of 100kHz and 100mVp-p, and compare the three output amplitudes. The maximum output amplitude for the respective A, B and C channels is taken as Sout max and the minimum output amplitude as Sout min. The linearity of the respective channels is defined as:

$$\text{Lin.} = \frac{\text{Sout max} - \text{Sout min}}{\text{Sout max} + \text{Sout min}} \times 200 [\%]$$

**2) Calculation of insertion gain difference**

As the maximum insertion gain among A, B and C channels is taken as Gmax and the minimum as Gmin, the insertion gain difference between channels  $\Delta G$  as:

$$\Delta G = |1 - 10 \left( \frac{\text{Gmax} - \text{Gmin}}{20} \right)| \times 100 [\%]$$

**3) Calculation of linearity difference**

Define B channel linearity as  $L_B$  and C channel linearity as  $L_C$  we obtain the difference  $\Delta L_{BC}$  as:

$$\Delta L_{BC} = |L_B - L_C| [\%]$$


**4) Cross-talk calculation**

$CRT_a$  : The cross-talk value of A channel when B and C channels are input



$OUT_{A-a}$  : The output value of A channel when A channel is input  
SW3-a, SW4-a, SW5, 6-b

$OUT_{A-bc}$  : The output value of A channel when B and C channels are input  
(Cross-talk component)  
SW3-a, SW4-b, SW5, 6-a

$$CRT_a = \frac{OUT_{A-bc}}{OUT_{A-a}} \times 100 [\%]$$

**Clock Waveform Timing**

\* The value in brackets is for CXL1517N.


**Electrical Characteristics Test Circuit****Application Circuit**

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

**Package Outline**

Unit: mm

24PIN SSOP(PLASTIC)



DETAIL A

## PACKAGE STRUCTURE

SONY CODE	SSOP-24P-L01
EIAJ CODE	SSOP024-P-0056
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.1g