## Analog Frequency Multiplier PL560-xx VCXO Family <br> FEATURES

## PRODUCT DESCRIPTION

PhaseLink's Analog Frequency Multiplier ${ }^{T M}$ (AFM) is the industry's first 'Balanced Oscillator' utilizing analog multiplication of the fundamental frequency (at double or quadruple frequency), combined with an attenuation of the fundamental of the reference crystal, without the use of a phase-locked loop (PLL), in CMOS technology.

PhaseLink's patent pending PL560-xx family of AFM products can achieve up to 800 MHz output frequency with little jitter or phase noise deterioration. In addition, the low frequency input crystal requirement makes the AFMs the most affordable high-performance timing-source in the market.

PL560-xx family of products utilize low-power CMOS technology and are housed in GREEN/ RoHS compliant 16 -pin TSSOP, and 16-pin $3 \times 3$ QFN packages.

- Non-PLL frequency multiplication
- Input frequency from $30-200 \mathrm{MHz}$
- Output frequency from $60-800 \mathrm{MHz}$
- Low phase noise and jitter (equivalent to fundamental crystal at the output frequency)
- Ultra-low jitter
- RMS phase jitter < 0.25 ps (12kHz-20MHz)
- RMS period jitter < 2.5 ps
- Low phase noise - - $142 \mathrm{dBc} / \mathrm{Hz} @ 100 \mathrm{kHz}$ offset from 155.52 MHz - $-150 \mathrm{dBc} / \mathrm{Hz} @ 10 \mathrm{MHz}$ offset from 155.52 MHz
- High linearity pull range (typ. 5\%)
- +/- 120 PPM pullability VCXO
- Low input frequency eliminates the need for expensive crystals
- Differential output levels (PECL, LVDS), or singleended CMOS
- Single 2.5 V or $3.3 \mathrm{~V}+/-10 \%$ power supply
- Optional industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$
- Available in 16-pin GREEN/RoHS compliant TSSOP, and $3 \times 3$ QFN


Figure 1: 2x AFM Phase Noise at 311.04MHz

## Analog Frequency Multiplier



Figure 2: Block Diagram of VCXO AFM
Figure 3 shows the period jitter histogram of the $2 x$ Analog Frequency Multiplier at 311.04 MHz , while Figure 4 shows the very low rejection levels of sub-harmonics that correspond to the exceptionally low jitter performance.

Figure 3: Period Jitter Histogram at 311.04 MHz
Analog Frequency Multiplier (2x) with 155.52 MHz crystal


Figure 4: Spectrum Analysis at 311.04 MHz
Analog Frequency Multiplier (2x)
with sub-harmonics below -72 dBc


## OE LOGIC SELECTION

| OUTPUT | OESEL | OE | Output State |
| :---: | :---: | :---: | :---: |
| PECL | 0 (Default) | 0 (Default) | Enabled |
|  |  | 1 | Tri-state |
|  |  | 0 | Tri-state |
|  |  | 1 (Default) | Enabled |
| LVDS or CMOS | 0 (Default) | 0 | Tri-state |
|  |  | 1 (Default) | Enabled |
|  | 1 | 0 (Default) | Enabled |
|  |  | 1 | Tri-state |

OESEL and OE: Connect to VDD to set to " 1 ", connect to GND to set to " 0 ". Internally set to default through pull-down / -up.

## Analog Frequency Multiplier

## PRODUCT SELECTION GUIDE

## FREQUENCY VERSUS PHASE NOISE PERFORMANCE

| Part Number | Input Frequency Range (MHz) | Analog Frequency Multiplication Factor | Output Frequency Range (MHz) | Output Type | Phase Noise at Frequency Offset From Carrier ( $\mathrm{dBc} / \mathrm{Hz}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Carrier Freq. (MHz) | 10 Hz | 100 Hz | 1 KHz | $\begin{gathered} 10 \\ \mathrm{KHz} \end{gathered}$ | $\begin{aligned} & 100 \\ & \text { KHz } \end{aligned}$ | 1 MHz | $\begin{gathered} 10 \\ \mathrm{MHz} \end{gathered}$ |
| PL560-08 | 75-200 | 4 | 300-800 | PECL | 622.08 | -55 | -85 | -110 | -130 | -137 | -148 | -150 |
| PL560-09 | 75-200 | 4 | 300-800 | LVDS | 622.08 | -55 | -85 | -110 | -130 | -137 | -148 | -150 |
| PL560-37 | 30-80 | 4 | 120-320 | CMOS | 155.52 | -50 | -82 | -110 | -128 | -142 | -148 | -150 |
| PL560-38 | 30-80 | 4 | 120-320 | PECL | 155.52 | -50 | -82 | -110 | -128 | -142 | -148 | -150 |
| PL560-39 | 30-80 | 4 | 120-320 | LVDS | 155.52 | -50 | -82 | -110 | -128 | -142 | -148 | -150 |
| PL560-47 | 30-80 | 2 | 60-160 | CMOS | 155.52 | -65 | -95 | -122 | -138 | -142 | -148 | -149 |
| PL560-48 | 30-80 | 2 | 60-160 | PECL | 155.52 | -65 | -95 | -122 | -138 | -142 | -148 | -149 |
| PL560-49 | 30-80 | 2 | 60-160 | LVDS | 155.52 | -65 | -95 | -122 | -138 | -142 | -148 | -149 |
| PL560-68 | 75-200 | 2 | 150-400 | PECL | 311.04 | -60 | -85 | -112 | -135 | -142 | -150 | -151 |
| PL560-69 | 75-200 | 2 | 150-400 | LVDS | 311.04 | -60 | -85 | -112 | -135 | -142 | -150 | -151 |

Phase noise was measured using Agilent E5500.

FREQUENCY VERSUS JITTER, AND SUB-HARMONIC PERFORMANCE

|  |  | RMS Period Jitter (ps) |  |  | Peak to Peak Period Jitter (ps) |  |  | RMS Accumulated (L.T.) Jitter (ps) |  |  | RMS Phase Jitter ( $12 \mathrm{KHz}-20 \mathrm{MHz}$ ) (ps) |  |  | Spectral Specifications / Sub-harmonic Content (dBc), Frequency (MHz) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number | (MHz) | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Carrier Freq. (Fc) | $\begin{gathered} @ \\ -75 \% \\ (\mathrm{Fc}) \\ \hline \end{gathered}$ | $\begin{gathered} @ \\ -50 \% \\ (\mathrm{Fc}) \\ \hline \end{gathered}$ | $\begin{gathered} \begin{array}{c} @ \\ -25 \% \\ (\mathrm{Fc}) \end{array} \\ \hline \end{gathered}$ | $\begin{gathered} \text { @ } \\ +25 \% \\ (\mathrm{Fc}) \\ \hline \end{gathered}$ | $\begin{gathered} @ \\ +50 \% \\ (\mathrm{Fc}) \end{gathered}$ | $\begin{gathered} \text { @ } \\ +75 \% \\ (\mathrm{Fc}) \end{gathered}$ |
| PL560-08 | 622 |  | 4 | 6 |  | 25 | 30 |  |  | 6 |  | 0.09 |  | 622 | -50 | -50 | -45 | -47 | -47 | -55 |
| PL560-09 | 622 |  | 4 | 6 |  | 25 | 30 |  |  | 6 |  | 0.09 |  | 622 | -50 | -50 | -45 | -47 | -47 | -55 |
| PL560-37 | 155 |  | 2.5 | 3 |  | 18 | 20 |  |  | 3 |  | 0.25 |  | 155.52 | -75 | -62 |  |  | -65 | -75 |
| PL560-38 | 155 |  | 2.5 | 3 |  | 18 | 20 |  |  | 3 |  | 0.25 |  | 155.52 | -75 | -62 |  |  | -65 | -75 |
| PL560-39 | 155 |  | 2.5 | 3 |  | 18 | 20 |  |  | 3 |  | 0.25 |  | 155.52 | -75 | -62 |  |  | -65 | -75 |
| PL560-47 | 155 |  | 2.5 | 3 |  | 18 | 20 |  |  | 3 |  | 0.25 |  | 155.52 |  | -68 |  |  | -68 |  |
| PL560-48 | 155 |  | 2.5 | 3 |  | 18 | 20 |  |  | 3 |  | 0.25 |  | 155.52 |  | -68 |  |  | -68 |  |
| PL560-49 | 155 |  | 2.5 | 3 |  | 18 | 20 |  |  | 3 |  | 0.27 |  | 155.52 |  | -68 |  |  | -68 |  |
| PL560-68 | 311 |  | 2.5 | 3 |  | 18 | 20 |  |  | 3 |  | 0.18 |  | 311.04 |  | -72 |  |  | -85 |  |
| PL560-69 | 311 |  | 2.5 | 3 |  | 18 | 20 |  |  | 3 |  | 0.18 |  | 311.04 |  | -72 |  |  | -85 |  |

Note: Wavecrest data 10,000 hits. No filtering was used in jitter calculations.
Agilent 5500 was used for phase jitter measurements.
Spectral specifications were obtained using Agilent E7401A.

## Analog Frequency Multiplier

## CRYSTAL SPECIFICATIONS AND BOARD LAYOUT CONSIDERATIONS

## BOARD LAYOUT CONSIDERATIONS



To minimize parasitic effects, and improve performance:

- Place the crystal as close as possible to the IC.
- Make the board traces that are connected to the crystal pins symmetrical.
- The board trace symmetry is important, as it reduces the negative parasitic effects to produce a clean frequency multiplication with low jitter. Parasitic effects reduce frequency pulling of the VCXO and increase jitter.


## CRYSTAL SPECIFICATIONS \& TUNING PERFORMANCE

| CRYSTAL SPECIFICATIONS |  |  |  |  |  | TUNING PERFORMANCE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PART NUMBER | CRYSTAL RESONATOR FREQUENCY (FXIN) | MODE | CL (xtal) |  | $\begin{aligned} & \hline \hline \text { ESR } \\ & \text { (RE) } \end{aligned}$ | CRYSTAL |  |  |  | TUNING (Typical) |  |
|  |  |  | CONDITIONS | TYP. | Max. | CRYSTAL FREQ (MHz) | CO | C1 | C0/C1 | $\xrightarrow{\substack{\mathrm{VC} \\ 1.65 \mathrm{~V} \rightarrow}}$ | $\begin{gathered} \mathrm{VC}: \\ 1.65 \mathrm{~V} \rightarrow 3.4 \mathrm{~V} \end{gathered}$ |
| $\begin{array}{\|l} \text { PL560-08/09 } \\ \text { PL560-68/69 } \end{array}$ | 75~200MHz | Fundamental | $\begin{gathered} \text { At } \\ \text { VCON } \\ = \\ 1.65 \mathrm{~V} \end{gathered}$ | 5 pF | $30 \Omega$ | 155.52 | 3.0pF | 12.2fF | 245 | -145 ppm | +108 ppm |
|  |  |  |  |  |  | 155.52 | 1.8pF | 5.7fF | 316 | -134 ppm | +87 ppm |
| $\begin{aligned} & \text { PL560- } \\ & 37 / 38 / 39 \\ & \text { PL560- } \\ & 47 / 48 / 49 \end{aligned}$ | $30 \sim 80 \mathrm{MHz}$ | Fundamental | $\begin{gathered} \text { At } \\ \text { VCON } \\ = \\ 1.65 \mathrm{~V} \end{gathered}$ | 5 pF | $30 \Omega$ | 30.72 | 2.8pF | 12.4fF | 228 | -167ppm | +176 ppm |
|  |  |  |  |  |  | 30.72 | 4.5pF | 19.1fF | 236 | -163 ppm | +167 ppm |
|  |  |  |  |  |  | 38.88 | 5.1pF | 20.9fF | 242 | -131 ppm | +98 ppm |
|  |  |  |  |  |  | 38.88 | 5.3pF | 25.6fF | 207 | -157 ppm | +141 ppm |
|  |  |  |  |  |  | 77.76 | 2.0pF | 6.7fF | 305 | -92 ppm | +110 ppm |

Note: Non specified parameters can be chosen as standard values from crystal suppliers.
CL ratings larger than 5 pF require a crystal frequency adjustment. Request detailed crystal specifications from PhaseLink.

## VOLTAGE CONTROL SPECIFICATION

| PARAMETERS | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| VCXO Stabilization Time | TvcxostB | From power valid |  |  | 10 | ms |
| VCXO Tuning Range |  | XTAL $\mathrm{C}_{0} / \mathrm{C}_{1}<300$ | 200 |  |  | ppm |
| CLK Output Pullability |  | VCON $=1.65 \mathrm{~V} \pm 1.65 \mathrm{~V}$ <br> XTAL $\mathrm{C}_{0} / \mathrm{C}_{1}<300$ | $\pm 100$ | $\pm 120$ |  | ppm |
| Linearity |  |  |  | 5 | 10 | $\%$ |
| VCON Input Impedance |  |  | 130 |  |  | $\mathrm{k} \Omega$ |
| VCON Modulation BW |  | OV $<$ VCON $<3.3 \mathrm{~V},-3 \mathrm{~dB}$ | 16 |  |  | kHz |

## EXTERNAL COMPONENT VALUES

## INDUCTOR VALUE OPTIMIZATION

The required inductor value(s) for the best performance depends on the operating frequency, and the board layout specifications. The listed values in this datasheet are based on the calculated parasitic values from PhaseLink's evaluation board design. These inductor values provide the user with a starting point to determine the optimum inductor values. Additional fine-tuning may be required to determine the optimal solution.

To assist with the inductor value optimization, PhaseLink has developed the "AFM Tuning Assistant" software. You can download this software from PhaseLink's web site (www.phaselink.com). The software consists of two worksheets. The first worksheet (named L2) is used to fine-tune the 'L2' inductor value, and the second worksheet (named L4) is used for fine tuning of the 'L4' (used in 4x AFMs only) inductor value.

For those designs using PhaseLink's recommended board layout, you can use the "AFM Tuning Assistant" to determine the optimum values for the required inductors. This software is developed based on the parasitic information from PhaseLink's board layout and can be used to determine the required inductor and parallel capacitor (see LWB1 and Cstray parameters) values. For those employing a different board layout in their design, we recommend to use the parasitic information of their board layout to calculate the optimized inductor values. Please use the following fine tuning procedure:


Figure 5: Diagram Representation of the Related System Inductance and Capacitance

## DIE SIDE

- Cinternal = Based on AFM device
- Cpad $=2.0 \mathrm{pF}$, Bond pad and its ESD circuitry
- C11 = 0.4 pF , The following amplifier stage


## PCB side

- LWB1 = 2 nH , (2 places), Stray inductance
- Cstray $=1.0$ pF, Stray capacitance
- L2X (L4X) $=2 x$ or $4 x$ inductor
- C2X (C4X) = range ( 0.1 to 2.7 pF ), Fine tune inductor if used
- There are two default variables that normally will not need to be modified. These are Cpad, and C11 and are found in cells B22 and B27 of 'AFM Tuning Assistant', respectively.
- LWB1 is the combined stray inductance in the layout. The DIE wire bond is $\sim 0.6 \mathrm{nH}$ and in the case of a leaded part an additional 1.0 nH is added. Your layout inductance must be added to these. There are 2 of these and they are assumed to be approximately symmetrical so you only need to enter this inductance once in cell B23.
- Enter the stray parasitic capacitance into cell B26. An additional 0.5 pF must be added to this value if a leaded part is used.
- Enter the appropriate value for Cinternal into B21 based on the device used (see column D). Use the 'AFM Tuning Assistant' software to calculate L2X (and C2X if used) for your resonance frequency.
- For 4X AFMs, repeat the same procedure in the L4X worksheet.
- See the examples in the following section.


## Analog Frequency Multiplier

## DETERMINING STRAY L's AND C's IN A LAYOUT



Figure 6: Diagram Representation of the Board Layout

Lets take the PL560-38 (4x VCXO) for example. This takes a crystal input in the range of 30 to 80 MHz and multiplies it to an output of 120 to 320 MHz . To determine the stray L's and C's of the layout we will assemble two test units. One AFM will be tuned to the lower range of the device ( 120 MHz ), and the other to the upper range of the device ( 320 MHz ).

120 MHz AFM Tuning: Using the "AFM Tuning Assistant" find the PL560-3x in the L2X worksheet. Enter the Cinternal value found next to it into cell B21. In cell B24 enter the closest standard inductor value (see CoilCraft 0603 CS series for example) to achieve the closest peak frequency to 60 MHz . Repeat the same procedure for L 4 X at 120 MHz .
Results: L2X = 180 nH , L4X $=82 \mathrm{nH}$.
320 MHz AFM tuning: Repeat the previous procedure for L 2 X at 120 MHz and L 4 X at 320 MHz .
Results: L2X = $24 \mathrm{nH}, \mathrm{L} 4 \mathrm{X}=10 \mathrm{nH}$.
Proceed and assemble the test units.
Measuring 120 MHz L2X: Connect the RF generator and scope probe as shown in Figure 6, above. While power is applied to the PCB, set the generator output to +12 dBm and the frequency to 30 MHz . Since this is the 2 x port, the scope will show 60 MHz with $\sim 3 \mathrm{~V}$ pk-pk amplitude. Vary the generator above and below 30 MHz until

## Analog Frequency Multiplier

PL560-xx VCXO Family
the amplitude on the scope is maximum and record the generator frequency. For example, the peak is recorded at $29.8 \times 2$ or 59.6 MHz .

Measuring 320 MHz L2X: Connect the RF generator and scope probe as shown in Figure 6, above. While power is applied to the PCB, set the generator output to +12 dBm and the frequency to 80 MHz . Since this is the $2 x$ port the scope will show 160 MHz with $\sim 3 \mathrm{~V}$ pk-pk amplitude. Vary the generator above and below 80 MHz until the amplitude on the scope is maximum and record the generator frequency. For example, the peak is recorded at $78.0 \times 2=156 \mathrm{MHz}$

In the AFM Tuning Assistant, add the scope's probe capacitance to the Cstray cell. For our example $0.5 \mathrm{pF}+1.0$ $\mathrm{pF}=1.5 \mathrm{pF}$. With L2X at 24 nH adjust LWB1 (cell B23) until the peak frequency reads 156 MHz . Next replace the L2X value with 180 nH and see if it peaks at 59.6 MHz . If it does not, adjust Cstray until 59.4 MHz is achieved. Again enter 24 nH for L2X and fine tune LWB1 for 156 MHz .
Results: LWB1 $=1.6 \mathrm{nH}$, Cstray $=2.9 \mathrm{pF}-0.5 \mathrm{pF}=2.4 \mathrm{pF}$ (subtract scope probe stray capacitance)
Repeat the same steps for the L4X: Set the generator to 80 MHz . The 82 nH peaks at 118 MHz and the 10 nH peaks at 304 MHz .
Results: LWB1 $=1.8 \mathrm{nH}$, Cstray $=2.5 \mathrm{pF}-0.5 \mathrm{pF}=2.0 \mathrm{pF}$ (subtract scope probe stray capacitance)

| Internal Capacitor Selection by Device |  |  |
| :---: | :---: | :---: |
| Device Number | Cinternal (pF) |  |
|  | $\mathbf{2 X}$ | $\mathbf{4 X}$ |
| P560-0x | 7.625 | 6.250 |
| P560-3x | 34.125 | 16.500 |
| P560-4x | 34.125 |  |
| P560-6x | 7.625 |  |

## ELECTRICAL SPECIFICATIONS

## ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | SYMBOL | MIN. | MAX. | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 4.6 | V |
| Input Voltage, DC | $\mathrm{V}_{\mathrm{I}}$ | GND-0.5 | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Output Voltage, DC | $\mathrm{V}_{0}$ | GND-0.5 | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Storage Temperature | $\mathrm{T}_{\mathrm{s}}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature, Industrial Temperature | $\mathrm{T}_{\mathrm{A} \_1}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature, Commercial Temperature | $\mathrm{T}_{\mathrm{A}-\mathrm{C}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | $\mathrm{T}_{J}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) |  |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| Input Static Discharge Voltage Protection |  |  | 2 | kV |

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

## PECL ELECTRICAL CHARACTERISTICS

| PARAMETERS | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current (with loaded outputs) | lod | Fout $=622 \mathrm{MHz}$ |  | 75 | 80 | mA |
| Operating Voltage | $V_{\text {D }}$ |  | 2.25 |  | 3.63 | V |
| Output Clock Duty Cycle |  | @ Vdd - 1.3V | 45 | 50 | 55 | \% |
| Short Circuit Current |  |  |  | $\pm 50$ |  | mA |
| Output High Voltage | Vон | $\begin{gathered} \hline R_{L}=50 \Omega \text { to } \\ \left(V_{D D}-2 V\right) \\ \hline \end{gathered}$ | $V_{D D}-1.025$ |  |  | V |
| Output Low Voltage | VoL |  |  |  | $V_{D D}-1.620$ | V |
| Clock Rise Time | tr | @20/80\% |  | 0.25 | 0.45 | ns |
| Clock Fall Time | $\mathrm{tf}^{\text {f }}$ | @80/20\% |  | 0.25 | 0.45 | ns |

PECL Levels Test Circuit

## Analog Frequency Multiplier PL560-xx VCXO Family

LVDS ELECTRICAL CHARACTERISTICS

| PARAMETERS | SYMBOL | CONDITIONS | MIN. | TYP. | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current (with loaded outputs) | ldo | Fout $=622 \mathrm{MHz}$ |  | 55 | 60 | mA |
| Operating Voltage | VDD |  | 2.25 |  | 3.63 | V |
| Output Clock Duty Cycle |  | @ 1.25V (LVDS) | 45 | 50 | 55 | \% |
| Short Circuit Current |  |  |  | $\pm 50$ |  | mA |
| Output Differential Voltage | Vod | $\begin{aligned} & R_{L}=100 \Omega \\ & \text { (see figure) } \end{aligned}$ | 247 | 355 | 454 | mV |
| VDD Magnitude Change | $\Delta \mathrm{V}_{\text {OD }}$ |  | -50 |  | 50 | mV |
| Output High Voltage | Vor |  |  | 1.4 | 1.6 | V |
| Output Low Voltage | Vol |  | 0.9 | 1.1 |  | V |
| Offset Voltage | Vos |  | 1.125 | 1.2 | 1.375 | V |
| Offset Magnitude Change | $\Delta \mathrm{Vos}$ |  | 0 | 3 | 25 | mV |
| Power-off Leakage | loxD | $\begin{gathered} V_{\text {out }}=V_{\text {DD }} \text { or GND } \\ V D D=0 V \end{gathered}$ |  | $\pm 1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| Output Short Circuit Current | losd |  |  | -5.7 | -8 | mA |
| Differential Clock Rise Time | $\mathrm{tr}_{r}$ | $\begin{aligned} & \mathrm{RL}_{\mathrm{L}}=100 \Omega \\ & \mathrm{CL}=10 \mathrm{pF} \\ & \text { (see figure) } \end{aligned}$ | 0.2 | 0.5 | 0.7 | ns |
| Differential Clock Fall Time | $t_{f}$ |  | 0.2 | 0.5 | 0.7 | ns |

LVDS Transition Time Waveform


LVDS Switching Test Circuit



## Analog Frequency Multiplier PL560-xx VCXO Family

## CMOS ELECTRICAL CHARACTERISTICS

| PARAMETERS | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current, Dynamic, with Loaded Outputs | 1 DD | At 100 MHz , load=15pF |  | 16 | 20 | mA |
| Operating Voltage | $V_{D D}$ |  | 2.25 |  | 3.63 | V |
| Output High Voltage (LVTTL) | Vонз. ${ }^{\text {a }}$ | $\mathrm{I}_{\text {он }}=-8.5 \mathrm{~mA}, 3.3 \mathrm{~V}$ Supplies | 2.4 |  |  | V |
| Output Low Voltage (LVTTL) | Vol3. 3 | $\mathrm{loL}=8.5 \mathrm{~mA}, 3.3 \mathrm{~V}$ Supplies |  |  | 0.4 | V |
| Output High Voltage (LVCMOS) | Vонсз.3 | $\mathrm{I}_{\text {он }}=-4 \mathrm{~mA}, 3.3 \mathrm{~V}$ Supplies | $V_{D D}-0.4$ |  |  | V |
| Output High Voltage | Voн2.5 | $\mathrm{I}_{\text {он }}=1 \mathrm{~mA}, 2.5 \mathrm{~V}$ Supplies | $V_{D D}-0.2$ |  |  | V |
| Output Low Voltage | Vol2.5 | $\mathrm{lol}=1 \mathrm{~mA}, 2.5 \mathrm{~V}$ Supplies |  |  | 0.2 | V |
| Output drive current | losd3.3 | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ <br> (per output), 3.3V Supplies |  | 8.5 |  | mA |
| Output Clock Rise/Fall Time | $\mathrm{T}_{\mathrm{r}}, \mathrm{T}_{\mathrm{f}}$ | $10 \%$ ~ 90\% VDD with 10 pF load |  | 1.2 | 1.6 | ns |
| Output Clock Duty Cycle |  | Measured @ 50\% VDD | 45 | 50 | 55 | \% |
| Short Circuit Current | Is |  |  | $\pm 50$ |  | mA |

BOARD DESIGN AND LAYOUT CONSIDERATIONS


#### Abstract

L2X and L4X: Try to reduce the PCB trace inductance to a minimum by placing L2X and L4X as physically close to their respective pins as possible. Also be sure to bypass each Vdd connection especially taking care to place a 0.01 uF bypass at the Vdd side of L2X and L4X (see recommended layout).


Crystal connections: Be sure to keep the ground plane under the crystal connections continuous so that the stray capacitance is consistent on both crystal connections. Also be sure to keep the crystal connections symmetrical with respect to one another and the crystal connection pins of the IC. If you chose to use a series capacitance and or inductor to fine tune the crystal frequency be sure to put symmetrical pads for this cap on both crystal pins (see Cadj in recommended layout), even if one of the capacitors will be a 0.01 uF and the other is used to tune the frequency. To further maintain a symmetrical balance on a crystal that may have more internal Cstray on one pin or the other, place capacitor pads (Cbal) on each crystal lead to ground (see recommended layout). R3rd is only required if a $3^{\text {rd }}$ overtone crystal is used.
$V_{D D}$ and GND: Bypass VDDANA and VDDBUF with separate bypass capacitors and if a $V_{D D}$ plane is used, feed each bypass cap with its own via. Be sure to connect any ground pin including the bypass caps with short via connections to the ground plane.

OESEL: J1 is recommended so the same PCB layout can be used for both OESEL settings.


2X Layout (TSSOP)


4X Layout (TSSOP)

## Analog Frequency Multiplier

## PACKAGE PIN DESCRIPTION AND ASSIGNMENT



2X AFM Package Pin Out


## 4X AFM Package Pin Out

## PIN ASSIGNMENTS

| Name | Pin\# | Type | Product | Description |
| :---: | :---: | :---: | :---: | :---: |
| OSCOFFSEL | 1 | 1 | 2 X \& 4 X | Set to "0" (GND) to choose to turn off the oscillator when outputs are disabled (OE). Default (no connect) is OSC always on. |
| GNDOSC | 2 | P | 2X \& 4X | GND connection for oscillator circuitry. |
| VCON | 3 | 1 | 2 X \& 4X | Control Voltage input. Use this pin to change the output frequency by varying the applied Control Voltage. |
| XIN | 4 | 1 | 2 X \& 4X | Input from crystal oscillator circuitry. |
| XOUT | 5 | 0 | 2 X \& 4X | Output from crystal oscillator circuitry. |
| OE | 6 | 1 | 2 X \& 4X | Output Enable input (see "OE LOGIC SELECTION TABLE"). |
| DNC |  |  | 2 X | Do Not Connect. |
| L4X | 7 | 1 | 4X | External inductor connection. The inductor is recommended to be a high $Q$ small size 0402 or 0603 SMD component, and must be placed between L4X and adjacent VDDOSC. Place inductor as close to the IC as possible to minimize parasitic effects and to maintain inductor $Q$. This inductor is used with 4 X AFMs. |
| GNDANA |  |  | 2 X | GND connection. |
| VDDOSC | 8 | P | 4X | VDD connection for oscillator circuitry. VDDOSC should be separately decoupled from other VDDs whenever possible. |
| GNDBUF | 9 | P | 2 X \& 4X | GND connection for output buffer circuitry. |
| Q | 10 | 0 | 2 X \& 4X | PECL/LVDS or CMOS output. |
| QBAR | 11 | 0 | 2 X \& 4X | Complementary PECL/LVDS output or in phase CMOS. |
| VDDBUF | 12 | P | 2 X \& 4X | VDD connection for output buffer circuitry. VDDBUF should be separately decoupled from other VDDs whenever possible. |
| VDDANA | 13 | P | 2 X \& 4X | VDD connection for analog circuitry. VDDANA should be separately decoupled from other VDDs whenever possible. |
| OESEL | 14 | 1 | 2 X \& 4X | Selector input to choose the OE control logic (see "OE SELECTION TABLE"). Internal pull-down. |
| VDDOSC | 15 | P | 2 X \& 4X | VDD connection for oscillator circuitry. VDDOSC should be separately decoupled from other VDDs whenever possible. |
| L2X | 16 | 1 | 2 X \& 4X | External inductor connection. The inductor is recommended to be a high $Q$ small size 0402 or 0603 SMD component, and must be placed between L2X and adjacent VDDOSC. Place inductor as close to the IC as possible to minimize parasitic effects and to maintain inductor $Q$. |

Corporation

## Analog Frequency Multiplier PL560-xx VCXO Family

## PACKAGE INFORMATION

16 PIN TSSOP

| 16 PIN TSSOP ( mm ) |  |  |
| :---: | :---: | :---: |
| Symbol | Min. | Max. |
| A | - | 1.20 |
| A1 | 0.05 | 0.15 |
| B | 0.19 | 0.30 |
| C | 0.09 | 0.20 |
| D | 4.90 | 5.10 |
| E | 4.30 | 4.50 |
| H | 6.40 BSC |  |
| L | 0.45 |  |
| e 0.75 |  |  |
| 0.65 BSC |  |  |



16 PIN 3x3 QFN


## Analog Frequency Multiplier

## ORDERING INFORMATION

## For part ordering, please contact our Sales Department:

47745 Fremont Blvd., Fremont, CA 94538, USA
Tel: (510) 492-0990 Fax: (510) 492-0991

## PART NUMBER

The order number for this device is a combination of the following: Device number, Package type and Operating temperature range


| Order Number | Marking | Package Option |
| :--- | :--- | :--- |
| PL560-XXOC | P560-XX OC | TSSOP - Tube |
| PL560-XXOC-R | P560-XX OC | TSSOP - Tape and Reel |
| PL560-XXOCL | P560-XX OC | TSSOP (GREEN)- Tube |
| PL560-XX0CL-R | P560-XX OC | TSSOP (GREEN)- Tape and Reel |
| PL560-XXQC | P560-XX QC | QFN - Tube |
| PL560-XXQC-R | P560-XX QC | QFN - Tape and Reel |
| PL560-XXQCL | P560-XX QC | QFN (GREEN)- Tube |
| PL560-XXQCL-R | P560-XX QC | QFN (GREEN)- Tape and Reel |

PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.

