# MN8390-C

## LCD Panel Source Driver

#### Overview

The MN8390-C is for displaying an analog video signal on a TFT color liquid crystal display panel in such applications as LCD television sets and video cameras.


## Features

- Lower power consumption and reduced EMI emissions owing to digital 3.0 volt power supply and analog 5.0 volt power supply
- Broad dynamic range of 4.6 V (for power supply voltage of 5.0 V)
- Low discrepancies between output pins: ±20 mV (typ.)
- 240 output channels
- Support for striped and delta panel layouts by switching analog (R, G, B) signals
- Support for sequential sampling mode (with CLK1 to CLK3 inputs)
- Support for serial cascade connections
- Automatic clock suspension after reading specified amount of data
- Choice of shift register shift directions (right/left)

#### Applications

• LCD television sets and video cameras

## ■ Block Diagram



# ■ Pin Descriptions

Pin No.	Symbol	Pin Name	I/O	Function Description
99 to 102	STHR	Shift data I/O	I/O	These are I/O pins for the bidirectional shift register.
21 to 24	STHL			The RL pin controls their I/O directions.
				RL STHR STHL
				H Input Output
				L Output Input
				(1) Input
				The pins provide input data to the shift register's firs
				stage. The shift register reads in this data at the rising
				edge of the CLK1 signal.
				(2) Output In a cascade connection, the pins provide the data fo
				the synchronizing output stage synchronized with the
				rising edge of the CLK1 signal.
27 to 30	RL	Shift direction	I	This pin controls the shift direction for the
		control		bidirectional shift register.
				RL="H": QA1 $\rightarrow$ QB1 $\rightarrow$ QC1 $\rightarrow$ $\rightarrow$ QC80
				RL="L": QC80 $\rightarrow$ QB80 $\rightarrow$ QA80 $\rightarrow$ QA1
42 to 45	CLK1 to 3	Clock input	I	These pins provide the shift clock signals that the
37 to 40		•		sample-and-hold circuits use to generate the data for
32 to 35				the LCD drive output pins (QA1-QC80).
				The following lists the relationships between these
				clock signals and the output pins.
				CLK1 RL="H": QA1 to QA80
				RL="L": QC1 to QC80
				CLK2: QB1 to QB80
				CLK3 RL="H": QC1 to QC80
				RL="L": QA1 to QA80
70 to 73	OE	Output enable	I	At each rising edge of this signal, the MN8390-C
		1		switches between its two sample-and-hold circuits
				and initiates output of new data. When the outputs
				reach the drive potential, the MN8390-C
				automatically reduces the drive power, but maintains
				the outputs at the drive potential.
47 to 50	D1	Analog signal	I	This pin controls the mapping between the three
		swiching		analog inputs (VA, VB, and VC) and the drive
		211-22-28		outputs (QA, QB, and QC).
				D1 Input Output
				VA QA1 to QA80
				L VB QB1 to QB80
				VC QC1 to QC80
				VA QB1 to QB80
				H VB QC1 to QC80
				VC QA1 to QA80

# ■ Pin Descriptions

Pin No.	Symbol	Pin Name	I/O	Function Description
93 to 97	VBS	Bias adjustment	I	The voltage applied to this pin adjusts the output
				buffer bias and thus the drive capacity of the LCD
				drive outputs.
87 to 91	VA	Analog signal	I	These pins accept the analog signal inputs for routing
81 to 85	VB	input		to the LCD drive outputs.
75 to 79	VC			
147, 149	QA1 to 80	LCD drive	О	These pins yield the levels obtained by applying the
151 to 385	QB1 to 80	output		sample-and-hold circuits to the analog inputs (VA,
387, 389	QC1 to 80			VB, and VC).
391				
52	MOD	Mode selection	I	Connect this pin to V <sub>SS1</sub> for sequential sampling
		signal input		mode.
62	TEST1	Test input	I	Connect this pin to V <sub>DD1</sub> .
61	TEST2	Test input	I	Connect this pin to V <sub>DD1</sub> .
63 to 68	$V_{DD1}$	Power supply for	_	These pins supply the driving potential for the logic
		digital circuits		and other digital circuits.
9 to 18	$V_{\mathrm{DD2}}$	Power supply for	_	These pins supply the driving potential for the
105 to 114		analog circuits		sample-and-hold and other analog circuits.
53 to 58	$V_{SS1}$	Ground for	_	These pins supply the ground potential for the logic
		digital circuits		and other digital circuits.
127 to 142	$V_{SS2}$	Ground for	_	These pins supply the ground potential for the
396 to 409		analog circuits		sample-and-hold and other analog circuits.