## FEATURES

- 14-bit resolution
- 3MHz minimum sampling rate
- Ideal for both frequency and time-domain applications
- Excellent peak harmonics, -83dB
- Excellent signal-to-noise ratio, 79dB
- No missing codes over full military temperature range
- $\pm 5 \mathrm{~V}$ supplies, 1.7 Watts
- Small, 24-pin ceramic DDIP or SMT
- Low cost


## GENERAL DESCRIPTION

The low-cost ADS-943 is a 14 -bit, 3 MHz sampling A/D converter optimized to meet the demanding dynamic-range and sampling-rate requirements of contemporary digital telecommunications applications. The ADS-943's outstanding dynamic performance is evidenced by a peak harmonic specification of -83 dB and a signal-to-noise ratio (SNR) of 79dB. Additionally, the ADS-943 easily achieves the 2.2 MHz minimum sampling rate required by digital receivers in certain ADSL, HDSL and ATM applications. The ADS-943 also addresses size and power constraints normally associated with these types of applications. This device requires just $\pm 5 \mathrm{~V}$ supplies, dissipates 1.7 Watts, and is packaged in a very small 24-pin DDIP.

Although optimized for frequency-domain applications, the ADS-943's DNL and noise specifications are also outstanding, thereby making it an equally impressive device for time-domain applications (graphic and medical imaging, process control, etc.). In fact, the ADS-943 guarantees no missing codes to the 14-bit level over the full military operating temperature range.
The functionally complete ADS-943 contains a fast-settling sample-hold amplifier, a subranging (two-pass) A/D converter, an internal reference, timing/control logic, and error-correction circuitry. Digital input and output levels are TTL. The unit is


INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :--- | :--- |
| 1 | BIT1 (MSB) | 24 | ANALOG GROUND |
| 2 | BIT 2 | 23 | OFFSET ADJUST |
| 3 | BIT 3 | 22 | +5V ANALOG SUPPLY |
| 4 | BIT 4 | 21 | ANALOG INPUT |
| 5 | BIT 5 | 20 | -5V SUPPLY |
| 6 | BIT 6 | 19 | ANALOG GROUND |
| 7 | BIT 7 | 18 | START CONVERT |
| 8 | BIT 8 | 17 | EOC |
| 9 | BIT 9 | 16 | BIT 14 (LSB) |
| 10 | BIT 10 | 15 | BIT 13 |
| 11 | BIT 11 | 14 | DIGITAL GROUND |
| 12 | BIT 12 | 13 | +5V DIGITAL SUPPLY |

edge-triggered, requiring only the rising edge of a start convert pulse to initiate a conversion.
The device is offered with a bipolar input range of $\pm 2 \mathrm{~V}$. Models are available for use in either commercial $\left(0\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ or military ( -55 to $+125^{\circ} \mathrm{C}$ ) operating temperature ranges. A proprietary, auto-calibrating, error-correcting circuit allows the device to achieve specified performance over the full military temperature range.


Figure 1. ADS-943 Functional Block Diagram

## ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | LIMITS | UNITS |
| :--- | :---: | :---: |
| +5V Supply (Pins 13, 22) | 0 to +6 | Volts |
| -5V Supply (Pin 20) | 0 to -6 | Volts |
| Digital Input (Pin 18) | -0.3 to $+\mathrm{VDD}+0.3$ | Volts |
| Analog Input (Pin 21) | -5 to +5 | Volts |
| Lead Temperature (10 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |

## PHYSICAL/ENVIRONMENTAL

| PARAMETERS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Operating Temp. Range, Case ADS-943MC, GC ADS-943MM, GM, 883, G/883 |  |  |  |  |
|  | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
|  | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Impedance |  |  |  |  |
| өjc | - | 6 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| $\theta с а$ | - | 23 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| Storage Temperature Range | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| Package Type Weight | 24-pin,metal-sealed, ceramic DDIP or SMT 0.42 ounces ( 12 grams) |  |  |  |

FUNCTIONAL SPECIFICATIONS
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{VDD}= \pm 5 \mathrm{~V}$, 3 MHz sampling rate, and a minimum 3 minute warmup (1) unless otherwise specified.)

| ANALOG INPUT | $+25^{\circ} \mathrm{C}$ |  |  | 0 to $+70^{\circ} \mathrm{C}$ |  |  | -55 to $+125^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| Input Voltage Range (2) | - | $\pm 2$ | - | - | $\pm 2$ | - | - | $\pm 2$ | - | Volts |
| Input Resistance | - | 280 | - | - | 280 | - | - | 280 | - | $\Omega$ |
| Input Capacitance | - | 6 | 15 | - | 6 | 15 | - | 6 | 15 | pF |
| DIGITAL INPUT |  |  |  |  |  |  |  |  |  |  |
| Logic Levels |  |  |  |  |  |  |  |  |  |  |
| Logic "1" | +2.0 | - | - | +2.0 | - | - | +2.0 | - | - | Volts |
| Logic "0" | - | - | +0.8 | - | - | +0.8 | - | - | +0.8 | Volts |
| Logic Loading "1" | - | - | +20 | - | - | +20 | - | - | +20 | $\mu \mathrm{A}$ |
| Logic Loading "0" | - | - | -20 | - | - | -20 | - | - | -20 | $\mu \mathrm{A}$ |
| Start Convert Positive Pulse Width (3) | 10 | 20 | - | 10 | 20 | - | 10 | 20 | - | ns |
| STATIC PERFORMANCE |  |  |  |  |  |  |  |  |  |  |
| Resolution | - | 14 | - | - | 14 | - | - | 14 | - | Bits |
| Integral Nonlinearity (fin $=10 \mathrm{kHz}$ ) | - | $\pm 0.75$ | - | - | $\pm 0.75$ | - | - | $\pm 1$ | - | LSB |
| Differential Nonlinearity (fin = 10kHz) | -0.95 | $\pm 0.5$ | +1.25 | -0.95 | $\pm 0.5$ | +1.25 | -0.95 | $\pm 0.75$ | +1.5 | LSB |
| Full Scale Absolute Accuracy | - | $\pm 0.15$ | $\pm 0.4$ | - | $\pm 0.15$ | $\pm 0.4$ | - | $\pm 0.4$ | $\pm 0.6$ | \%FSR |
| Bipolar Zero Error (Tech Note 2) | - | $\pm 0.1$ | $\pm 0.3$ | - | $\pm 0.1$ | $\pm 0.3$ | - | $\pm 0.3$ | $\pm 0.6$ | \%FSR |
| Gain Error (Tech Note 2) | - | $\pm 0.2$ | $\pm 0.5$ | - | $\pm 0.2$ | $\pm 0.5$ | - | $\pm 0.4$ | $\pm 1.25$ | \% |
| No Missing Codes (fin = 10kHz) | 14 | - | - | 14 | - | - | 14 | - | - | Bits |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 500 kHz to 1 MHz | - | -83 | -77 | - | -83 | -77 | - | -81 | -75 | dB |
| 1 MHz to 1.5 MHz | - | -83 | -77 | - | -83 | -77 | - | -81 | -75 | dB |
| Total Harmonic Distortion (-0.5dB) |  |  |  |  |  |  |  |  |  |  |
| dc to 500 kHz | - | -80 | -76 | - | -80 | -76 | - | -78 | -74 | dB |
| 500 kHz to 1 MHz | - | -80 | -76 | - | -80 | -76 | - | -77 | -73 | dB |
| 1 MHz to 1.5 MHz | - | -80 | -76 | - | -80 | -76 | - | -77 | -73 | dB |
| Signal-to-Noise Ratio |  |  |  |  |  |  |  |  |  |  |
| dc to 500 kHz | 76 | 79 | - | 76 | 79 | - | 75 | 78 | - | dB |
| 500 kHz to 1 MHz | 76 | 79 | - | 76 | 79 | - | 74 | 77 | - | dB |
| 1 MHz to 1.5 MHz | 75 | 78 | - | 75 | 78 | - | 74 | 77 | - | dB |
| Signal-to-Noise Ratio |  |  |  |  |  |  |  |  |  |  |
| dc to 500 kHz | 73 | 77 | - | 73 | 77 | - | 71 | 75 | - | dB |
| 500 kHz to 1 MHz | 73 | 77 | - | 73 | 77 | - | 71 | 75 | - | dB |
| 1 MHz to 1.5 MHz | 73 | 77 | - | 73 | 77 | - | 71 | 74 | - | dB |
| Noise | - | 125 | - | - | 125 | - | - | 125 | - | $\mu \mathrm{Vrms}$ |
| Two-Tone Intermodulation |  |  |  |  |  |  |  |  |  |  |
| $1.2 \mathrm{MHz}, \mathrm{fs}=3 \mathrm{MHz},-0.5 \mathrm{~dB})$ | - | -82 | - | - | -82 | - | - | -82 | - | dB |
| Input Bandwidth ( -3 dB ) |  |  |  |  |  |  |  |  |  |  |
| Small Signal (-20dB input) | - | 30 | - | - | 30 | - | - | 30 | - | MHz |
| Large Signal (-0dB input) | - | 10 | - | - | 10 | - | - | 10 | - | MHz |
| Feedthrough Rejection (fin = 1.5MHz) | - | 85 | - | - | 85 | - | - | 85 | - | dB |
| Slew Rate | - | $\pm 400$ | - | - | $\pm 400$ | - | - | $\pm 400$ | - | V/ $\mu \mathrm{s}$ |
| Aperture Delay Time | - | +5 | - | - | +5 | - | - | +5 | - | ns |
| Aperture Uncertainty | - | 2 | - | - | 2 | - | - | 2 | - | ps rms |


| DYNAMIC PERFORMANCE cont. | $+25^{\circ} \mathrm{C}$ |  |  | 0 to $+70^{\circ} \mathrm{C}$ |  |  | -55 to $+125^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| S/H Acquisition Time ( to $\pm 0.003 \% \mathrm{FSR}, 4 \mathrm{~V}$ step) Overvoltage Recovery Time (5) A/D Conversion Rate | $\frac{-}{3}$ | 208 100 - | 215 333 - | $\frac{-}{3}$ | 208 100 - | 215 333 - | $\overline{3}$ | 208 100 - | 215 333 - | $\begin{gathered} \mathrm{ns} \\ \text { ns } \\ \mathrm{MHz} \end{gathered}$ |
| DIGITAL OUTPUTS |  |  |  |  |  |  |  |  |  |  |
| Logic Levels Logic "1" Logic "0" Logic Loading "1" Logic Loading "0" Output Coding | +2.4 | - - - | - +0.4 -4 +4 | +2.4 <br> - <br> - | - - - | - +0.4 -4 +4 | +2.4 | - - - | - +0.4 -4 +4 | Volts Volts mA mA |
|  | Offset Binary |  |  |  |  |  |  |  |  |  |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |  |  |  |
| Power Supply Ranges © <br> +5V Supply <br> -5V Supply <br> Power Supply Currents <br> +5V Supply <br> -5V Supply <br> Power Dissipation <br> Power Supply Rejection | +4.75 -4.75 | $\begin{gathered} +5.0 \\ -5.0 \\ +210 \\ -125 \\ 1.7 \end{gathered}$ | $\begin{gathered} +5.25 \\ -5.25 \\ \\ +230 \\ -145 \\ 1.9 \\ \pm 0.05 \end{gathered}$ | +4.75 -4.75 | +5.0 -5.0 +210 -105 1.7 | $\begin{gathered} +5.25 \\ -5.25 \\ \\ +230 \\ -145 \\ 1.9 \\ \pm 0.05 \end{gathered}$ | +4.9 | +5.0 -5.0 +210 -125 1.7 | $\begin{gathered} +5.25 \\ -5.25 \\ \\ +230 \\ -145 \\ 1.9 \\ \pm 0.05 \end{gathered}$ | $\begin{gathered} \text { Volts } \\ \text { Volts } \\ \\ \mathrm{mA} \\ \mathrm{~mA} \\ \text { Watts } \\ \text { \%FSR/\%V } \end{gathered}$ |
| (1) All power supplies should be on before applying a start convert pulse. All supplies and the clock (start convert pulses) must be present during warmup periods. The device must be continuously converting during this time. |  |  |  | (4) Effective bits is equal to:$\begin{aligned} & \text { is equal to: } \\ & \text { (SNR + Distortion) }-1.76+\left[20 \log \frac{\text { Full Scale Amplitude }}{\text { Actual Input Amplitude }}\right] \end{aligned}$ |  |  |  |  |  |  |
| (3) A 3 MHz clock with a 20 nsec positive pulse width is used for all production testing. When sampling at 3 MHz , the start convert pulse must be between 10 and 110 nsec wide or between 160 and 300 nsec wide. The falling edge must not occur between 110 and 160 nsec . For lower sampling rates, wider start pulses may be used. |  |  |  | (5) This is the time required before the A/D output data is valid once the analog input is back within the specified range. This time is only guaranteed if the input does not exceed $\pm 2.2 \mathrm{~V}$ ( $\mathrm{S} / \mathrm{H}$ Saturation Voltage). <br> (6) The minimum supply voltages of +4.9 V and -4.9 V for $\pm \mathrm{VDD}$ are required for $-55^{\circ} \mathrm{C}$ operation only. The minumum limits are +4.75 V and -4.75 V when operating at $+125^{\circ} \mathrm{C}$. |  |  |  |  |  |  |

## TECHNICAL NOTES

1. Obtaining fully specified performance from the ADS-943 requires careful attention to pc-card layout and power supply decoupling. The device's analog and digital ground systems are connected to each other internally. For optimal performance, tie all ground pins (14, 19 and 24 ) directly to a large analog ground plane beneath the package.

Bypass all power supplies to ground with $4.7 \mu \mathrm{~F}$ tantalum capacitors in parallel with $0.1 \mu \mathrm{~F}$ ceramic capacitors. Locate the bypass capacitors as close to the unit as possible.
2. The ADS-943 achieves its specified accuracies without the need for external calibration. If required, the device's small initial offset and gain errors can be reduced to zero using the adjustment circuitry shown in Figures 2 and 3.
When using this circuitry, or any similar offset and gaincalibration hardware, make adjustments following warmup. To avoid interaction, always adjust offset before gain.
3. Applying a start convert pulse while a conversion is in progress (EOC = logic "1") will initiate a new and inaccurate conversion cycle. Data for the interrupted and subsequent conversions will be invalid.
4. A passive bandpass filter is used at the input of the $A / D$ for all production testing.


Figure 2. Optional ADS-943 Gain Adjust Calibration Circuit

## CALIBRATION PROCEDURE

Any offset and/or gain calibration procedures should not be implemented until devices are fully warmed up. To avoid interaction, offset must be adjusted before gain. The ranges of adjustment for the circuits in Figures 2 and 3 are guaranteed to compensate for the ADS-943's initial accuracy errors and may not be able to compensate for additional system errors.

A/D converters are calibrated by positioning their digital outputs exactly on the transition point between two adjacent digital output codes. This can be accomplished by connecting LED's to the digital outputs and adjusting until certain LED's "flicker" equally between on and off. Other approaches employ digital comparators or microcontrollers to detect when the outputs change from one code to the next.
Offset adjusting for the ADS-943 is normally accomplished at the point where the MSB is a 1 and all other output bits are 0's and the LSB just changes from a 0 to a 1 . This digital output transition ideally occurs when the applied analog input is $+1 / 2$ LSB ( $+122 \mu \mathrm{~V}$ ).
Gain adjusting is accomplished when all bits are 1's and the LSB just changes from a 1 to a 0 . This transition ideally occurs when the analog input is at +full scale minus $11 / 2$ LSB's (+1.99963V).

## Zero/Offset Adjust Procedure

1. Apply a train of pulses to the START CONVERT input (pin 18) so the converter is continuously converting.
2. Apply $+122 \mu \mathrm{~V}$ to the ANALOG INPUT (pin 21 ).
3. Adjust the offset potentiometer until the output bits are 10000000000000 and the LSB flickers between 0 and 1 .

## Gain Adjust Procedure

1. Apply +1.99963 V to the ANALOG INPUT (pin 21).
2. Adjust the gain potentiometer until all output bits are 1 's and the LSB flickers between 1 and 0 .
3. To confirm proper operation of the device, vary the input signal to obtain the output coding listed in Table 2.

Table 1. Gain and Zero Adjust

| INPUT VOLTAGE <br> RANGE | ZERO ADJUST <br> $\mathbf{+ 1 / 2}$ LSB | GAIN ADJUST <br> $\mathbf{+ F S} \mathbf{- 1} 1 / 2$ LSB |
| :---: | :---: | :---: |
| $\pm 2 \mathrm{~V}$ | $+122 \mu \mathrm{~V}$ | +1.99963 V |

Table 2. Output Coding for Bipolar Operation

| BIPOLAR <br> SCALE | INPUT VOLTAGE <br> ( $\pm 2 V$ <br> RANGE $)$ | OFFSET BINARY <br> MSB |  |
| :---: | :---: | :---: | :---: |
| + LSS -1 LSB | +1.99976 | 11111111111111 |  |
| +3/4FS | +1.50000 | 11 | 100000000000 |
| +1/2FS | +1.00000 | 11 | 000000000000 |
| 0 | 0.00000 | 10 | 000000000000 |
| $-1 / 2 \mathrm{FS}$ | -1.00000 | 01000000000000 |  |
| -3/4 FS | -1.50000 | 00 | 100000000000 |
| -FS +1 LSB | 1.99976 | 00000000000001 |  |
| -FS | -2.00000 | 00000000000000 |  |



[^0]Figure 3. Connection Diagram

## THERMAL REQUIREMENTS

All DATEL sampling A/D converters are fully characterized and specified over operating temperature (case) ranges of 0 to $+70^{\circ} \mathrm{C}$ and -55 to $+125^{\circ} \mathrm{C}$. All room-temperature $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$ production testing is performed without the use of heat sinks or forced-air cooling. Thermal impedance figures for each device are listed in their respective specification tables.
These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package.

Electrically-insulating, thermally-conductive "pads" may be installed underneath the package. Devices should be soldered to boards rather than "socketed", and of course, minimal air flow over the surface can greatly help reduce the package temperature.
In more severe ambient conditions, the package/junction temperature of a given device can be reduced dramatically (typically $35 \%$ ) by using one of DATEL's HS Series heat sinks. See Ordering Information for the assigned part number. See page 1-183 of the DATEL Data Acquisition Components Catalog for more information on the HS Series. Request DATEL Application Note AN-8, "Heat Sinks for DIP Data Converters", or contact DATEL directly, for additional information.


Note: 1. Scale is approximately 20 ns per division. Sampling rate $=3 \mathrm{MHz}$.
2. The start convert positive pulse width must be between either 10 and 110 nsec or 160 and 300 nsec (when sampling at 3 MHz ) to ensure proper operation. For sampling rates lower than 3 MHz , the start pulse can be wider than 300 nsec , however a minimum pulse width low of 30 nsec should be maintained. A 3 MHz clock with a 20 nsec positive pulse width is used for all production testing.

Figure 4. ADS-943 Timing Diagram


Figure 5. ADS-943 Evaluation Board Schematic

(fs $=3 \mathrm{MHz}$, fin $=1.485 \mathrm{MHz}, \operatorname{Vin}=-0.5 \mathrm{~dB}, 16,384-$ point FFT)

Figure 6. FFT Analysis of ADS-943


Figure 7. ADS-943 Histogram and Differential Nonlinearity

MECHANICAL DIMENSIONS INCHES (mm)


ORDERING INFORMATION

|  | OPERATING | 24-PIN |  |  |
| :--- | :---: | :---: | :--- | :--- |
| MODEL | TEMP. RANGE | PACKAGE | ACCESSORIES |  |
| ADS-943MC | 0 to $+70^{\circ} \mathrm{C}$ | DDIP | ADS-B943 | Evaluation Board (without ADS-943) |
| ADS-943MM | -55 to $+125^{\circ} \mathrm{C}$ | DDIP | HS-24 | Heat Sink for all ADS-943 DDIP models |
| ADS-943/883 | -55 to $+125^{\circ} \mathrm{C}$ | DDIP |  |  |
| ADS-943GC | 0 to $+70^{\circ} \mathrm{C}$ | SMT |  |  |
| ADS-943GM | -55 to $+125^{\circ} \mathrm{C}$ | SMT |  |  |
| ADS-943G $/ 883$ | -55 to $+125^{\circ} \mathrm{C}$ | SMT |  |  |

Receptacles for PC board mounting can be ordered through AMP, Inc., Part \# 3-331272-8 (Component Lead Socket), 24 required. For MIL-STD-883 product specifcation, contact DATEL.

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 Tel: (508) 339-3000 (800) 233-2765 Fax: (508) 339-6356 Internet: www.datel.com E-mail:sales@datel.com Data Sheet Fax Back: (508) 261-2857

DATEL (UK) LTD. Tadley, England Tel: (01256)-880444
DATEL S.A.R.L. Montigny Le Bretonneux, France Tel: 1-34-60-01-01 DATEL GmbH München, Germany Tel: 89-544334-0
DATEL KK Tokyo, Japan Tel: 3-3779-1031, Osaka Tel: 6-354-2025


[^0]:    (1) A single +5 V supply should be used for both the +5 V analog and +5 V digital. If separate supplies are used, the difference between the two cannot exceed 100 mV .

