## FEATURES

16-bit resolution
5MHz sampling rate
Functionally complete
No missing codes over full military temperature range

- Edge-triggered
- $\pm 5 \mathrm{~V}, \pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ supplies, 3.0 Watts
- Small, 40-pin, ceramic TDIP
- 83dB SNR, -86dB THD
- Ideal for both time and frequency-domain applications


## GENERAL DESCRIPTION

The ADS-935 is a 16 -bit, 5 MHz sampling A/D converter. This device accurately samples full-scale input signals up to Nyquist frequencies with no missing codes. The dynamic performance of the ADS-935 has been optimized to achieve a signal-to-noise ratio (SNR) of 83dB and a total harmonic distortion (THD) of -86dB.
Packaged in a 40-pin TDIP, the functionally complete ADS-935 contains a fast-settling sample-hold amplifier, a subranging (twopass) $A / D$ converter, an internal reference, timing/control logic, and errorcorrection circuitry. Digital input and output levels are TTL. The ADS-935 only requires the rising edge of the start convert pulse to operate.
Requiring $\pm 5 \mathrm{~V}$ supplies and either $\pm 12 \mathrm{v}$ or $\pm 15 \mathrm{~V}$ supplies the ADS-935 dissipates 3.0 Watts. The device is offered with a bipolar ( $\pm 2.75 \mathrm{~V}$ ) or a unipolar ( 0 to -5.5 V ) analog input range. Models are available for use in either commercial ( 0 to $+70^{\circ} \mathrm{C}$ ) or military $\left(-55\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ operating temperature ranges. A proprietary, auto-calibrating, error-correcting circuit enables the device to achieve specified performance over the full military temperature range. Typical applications include medical imaging, radar, sonar, communications and instrumentation.


## INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | +3.2V REF. OUT | 40 | +12V/+15V |
| 2 | UNIPOLAR | 39 | -12V/-15V |
| 3 | ANALOG INPUT | 38 | +5V ANALOG SUPPLY |
| 4 | ANALOG GROUND | 37 | -5V SUPPLY |
| 5 | OFFSET ADJUST | 36 | ANALOG GROUND |
| 6 | GAIN ADJUST | 35 | COMP. BITS |
| 7 | DIGITAL GROUND | 34 | OUTPUT ENABLE |
| 8 | FIFO/DIR | 33 | OVERFLOW |
| 9 | FIFO READ | 32 | EOC |
| 10 | FSTAT1 | 31 | +5V DIGITAL SUPPLY |
| 11 | FSTAT2 | 30 | DIGITAL GROUND |
| 12 | START CONVERT | 29 | BIT 1 (MSB) |
| 13 | BIT 16 (LSB) | 28 | BIT 1 (MSB) |
| 14 | BIT 15 | 27 | BIT 2 |
| 15 | BIT 14 | 26 | BIT 3 |
| 16 | BIT 13 | 25 | BIT 4 |
| 17 | BIT 12 | 24 | BIT 5 |
| 18 | BIT 11 | 23 | BIT 6 |
| 19 | BIT 10 | 22 | BIT 7 |
| 20 | BIT 9 | 21 | BIT 8 |



Figure 1. ADS-935 Functional Block Diagram

ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | LIMITS | UNITS |
| :--- | :---: | :---: |
| +5V Supply (Pins 31, 38) | 0 to +6 | Volts |
| -5V Supply (Pin 37) | 0 to -6 | Volts |
| +12V/+15V Supply (pin 40) | 0 to +16 V | Volts |
| -12V/-15V Supply (pin 39) | 0 to +16 V | Volts |
| Digital Inputs (Pins 8, 9, 12, 34, 35) | -0.3 to + VDD +0.3 | Volts |
| Analog Input (Pin 3) | $\pm 5$ | Volts |
| Lead Temperature (10 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |

PHYSICAL/ENVIRONMENTAL

| PARAMETERS | MIN. | TYP. | MAX. | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Operating Temp. Range, Case |  |  |  |  |
| ADS-935MC | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| ADS-935MM | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Impedance | - | 4 | - | ${ }^{\circ} \mathrm{C} /$ Watt |
| $\theta j \mathrm{c}$ | - | 18 | - | ${ }^{\circ} \mathrm{C} / W a t t$ |
| Oca | - | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -65 | 40 -pin, metal-sealed, ceramic TDIP |  |  |
| Package Type <br> Weight | 0.56 ounces (16 grams) |  |  |  |

FUNCTIONAL SPECIFICATIONS
$\left(T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{VCC}= \pm 12 / 15 \mathrm{~V},+\mathrm{VDD}= \pm 5 \mathrm{~V}, 5 \mathrm{MHz}\right.$ sampling rate, and a minimum 3 minute warm-up (1) unless otherwise specified.)

| ANALOG INPUT | $+25^{\circ} \mathrm{C}$ |  |  | 0 to $+70^{\circ} \mathrm{C}$ |  |  | -55 to $+125^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| Input Voltage Range |  |  |  |  |  |  |  |  |  |  |
| Unipolar | - | 0 to -5.5V | - | - | 0 to -5.5V | - | - | 0 to -5.5V | - | Volts |
| Bipolar | - | $\pm 2.75$ | - | - | $\pm 2.75$ | - | - | $\pm 2.75$ | - | Volts |
| Input Resistance (Pin 3) | - | 400 | - | - | 400 | - | - | 400 | - | $\Omega$ |
| (Pin 2) | - | 480 | - | - | 480 | - | - | 480 | - | $\Omega$ |
| Input Capacitance | - | 10 | 15 | - | 10 | 15 | - | 10 | 15 | pF |
| DIGITAL INPUTS |  |  |  |  |  |  |  |  |  |  |
| Logic Levels |  |  |  |  |  |  |  |  |  |  |
| Logic "1" | +2.0 | - | - | +2.0 | - | - | +2.0 | - | - | Volts |
| Logic "0" | - | - | +0.8 | - | - | +0.8 | - | - | +0.8 | Volts |
| Logic Loading "1" | - | - | +20 | - | - | +20 | - | - | +20 | $\mu \mathrm{A}$ |
| Logic Loading "0" (2) | - | - | -20 | - | - | -20 | - | - | -20 | $\mu \mathrm{A}$ |
| Start Convert Positive Pulse Width (3) | 20 | 50 | - | 20 | 50 | - | 20 | 50 | - | ns |
| STATIC PERFORMANCE |  |  |  |  |  |  |  |  |  |  |
| Resolution | - | 16 | - | - | 16 | - | - | 16 | - | Bits |
| Integral Nonlinearity | - | $\pm 1$ | - | - | $\pm 1.5$ | - | - | $\pm 2$ | - | LSB |
| Differential Nonlinearity (fin $=10 \mathrm{kHz}$ ) | -0.95 | $\pm 0.5$ | +1.0 | -0.95 | $\pm 0.5$ | +1.0 | -0.95 | $\pm 0.5$ | +1.5 | LSB |
| Full Scale Absolute Accuracy | - | $\pm 0.15$ | $\pm 0.3$ | - | $\pm 0.3$ | $\pm 0.5$ | - | $\pm 0.5$ | $\pm 0.8$ | \%FSR |
| Bipolar Zero Error (Tech Note 2) | - | $\pm 0.1$ | $\pm 0.2$ | - | $\pm 0.2$ | $\pm 0.4$ | - | $\pm 0.4$ | $\pm 0.6$ | \%FSR |
| Bipolar Offset Error (Tech Note 2) | - | $\pm 0.1$ | $\pm 0.2$ | - | $\pm 0.2$ | $\pm 0.4$ | - | $\pm 0.4$ | $\pm 0.6$ | \%FSR |
| Gain Error (Tech Note 2) | - | $\pm 0.15$ | $\pm 0.3$ | - | $\pm 0.3$ | $\pm 0.5$ | - | $\pm 0.5$ | $\pm 0.8$ | \% |
| No Missing Codes ( $\mathrm{fin}=10 \mathrm{kHz}$ ) | 16 | - | - | 16 | - | - | 16 | - | - | Bits |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |  |  |  |
| Peak Harmonics ( -0.5 dB ) |  |  |  |  |  |  |  |  |  |  |
| dc to 500 kHz | - | -87 | -82 | - | -87 | -82 | - | -82 | -78 | dB |
| 500 kHz to 2.45 MHz | - | -82 | -80 | - | -82 | -80 | - | -78 | -78 | dB |
| Total Harmonic Distortion ( -0.5 dB ) |  |  |  |  |  |  |  |  |  |  |
| dc to 500 kHz | - | -86 | -81 | - | -86 | -81 | - | -81 | -76 | dB |
| 500 kHz to 2.45 MHz | - | -81 | -80 | - | -81 | -80 | - | -77 | -76 | dB |
| Signal-to-Noise Ratio |  |  |  |  |  |  |  |  |  |  |
| dc to 500 kHz | 84 | 86 | - | 84 | 86 | - | 77 | 80 | - | dB |
| 500 kHz to 2.45 MHz | 83 | 85 | - | 83 | 85 | - | 77 | 80 | - | dB |
| Signal-to-Noise Ratio (4) |  |  |  |  |  |  |  |  |  |  |
| (\& distortion, -0.5 dB ) |  |  |  |  |  |  |  |  |  |  |
| dc to 500 kHz | 80 | 82 | - | 80 | 82 | - | 76 | 78 | - | dB |
| 500 kHz to 2.45 MHz | 79 | 81 | - | 79 | 81 | - | 76 | 75 | - | dB |
| Noise | - | 80 | - | - | 80 | - | - | 80 | - | $\mu \mathrm{Vrms}$ |
| Two-Tone Intermodulation |  |  |  |  |  |  |  |  |  |  |
| $\left.240 \mathrm{kHz}, \mathrm{fs}_{\mathrm{s}}=5 \mathrm{MHz},-0.5 \mathrm{~dB}\right)$ | - | -87 | -85 | - | -87 | -85 | - | -87 | -82 | dB |
| Input Bandwidth (-3dB) |  |  |  |  |  |  |  |  |  |  |
| Small Signal (-20dB input) | - | 25 | - | - | 25 | - | - | 25 | - | MHz |
| Large Signal ( -0.5 dB input) | - | 15 | - | - | 25 | - | - | 15 | - | MHz |
| Feedthrough Rejection |  |  |  |  |  |  |  |  |  |  |
| Slew Rate | - | $\pm 400$ | - | - | $\pm 400$ | - | - | $\pm 400$ | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Aperture Delay Time | - | 4 | - | - | 4 | - | - | 4 | - | ns |
| Aperture Uncertainty | - | 2 | - | - | 2 | - | - | 2 | - | ps rms |
| S/H Acquisition Time ( to $\pm 0.001 \%$ FSR, 5.5 V step) | - | 80 | - | - | 80 | - | - | 90 | - | ns |
| Overvoltage Recovery Time (5) | - | 200 | - | - | 200 | - | - | 200 | - | ns |
| A/D Conversion Rate | 5 | - | - | 5 | - | - | 5 | - | - | MHz |

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{DYNAMIC PERFORMANCE (Cont.)} \& \multicolumn{3}{|c|}{\(+25^{\circ} \mathrm{C}\)} \& \multicolumn{3}{|c|}{\(0 \mathrm{TO}+70^{\circ} \mathrm{C}\)} \& \multicolumn{3}{|c|}{\(-55 \mathrm{TO}+125^{\circ} \mathrm{C}\)} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& MIN. \& TYP. \& MAX. \& MIN. \& TYP. \& MAX. \& MIN. \& TYP. \& MAX. \& \\
\hline \multicolumn{11}{|l|}{ANALOG OUTPUT} \\
\hline \begin{tabular}{l}
Internal Reference \\
Voltage \\
Drift \\
External Current
\end{tabular} \&  \& \[
\begin{gathered}
+3.2 \\
\pm 30 \\
5
\end{gathered}
\] \& \[
\begin{aligned}
\& - \\
\& -
\end{aligned}
\] \& \[
\begin{aligned}
\& - \\
\& -
\end{aligned}
\] \& \[
\begin{gathered}
+3.2 \\
\pm 30 \\
5
\end{gathered}
\] \& - \& - \& \[
\begin{gathered}
+3.2 \\
\pm 30 \\
5
\end{gathered}
\] \& - \& Volts ppm/ \(/{ }^{\circ} \mathrm{C}\) mA \\
\hline \multicolumn{11}{|l|}{DIGITAL OUTPUTS} \\
\hline \begin{tabular}{l}
Logic Levels \\
Logic "1" \\
Logic "0" \\
Logic Loading "1" \\
Logic Loading "0"
\end{tabular} \& \[
+2.4
\] \& -
-
- \& \[
\begin{gathered}
- \\
+0.4 \\
-4 \\
+4 \\
\hline
\end{gathered}
\] \& \[
\begin{gathered}
+2.4 \\
- \\
-
\end{gathered}
\] \& -
-
- \& \[
\begin{gathered}
- \\
+0.4 \\
-4 \\
+4 \\
\hline
\end{gathered}
\] \& \[
\begin{gathered}
+2.4 \\
- \\
-
\end{gathered}
\] \& - \& \[
\begin{gathered}
- \\
+0.4 \\
-4 \\
+4 \\
\hline
\end{gathered}
\] \& \begin{tabular}{l}
Volts \\
Volts \\
mA \\
mA
\end{tabular} \\
\hline Output Coding (6) \& \multicolumn{10}{|c|}{(Offset) Binary / Complementary (Offset) Binary / Two's Complement / Complementary Two's Complement} \\
\hline \multicolumn{11}{|l|}{POWER REQUIREMENTS} \\
\hline \begin{tabular}{l}
Power Supply Ranges \({ }^{(7)}\) \\
+5V Supply \\
-5V Supply \\
+12 V Supply (8) \\
-12V Supply (8) \\
+15 V Supply (8) \\
-15 V Supply (8) \\
Power Supply Currents \\
+5 V Supply \\
-5V Supply \\
\(-12 / 15 \mathrm{~V}\) Supply (8) \\
\(+12 / 15 \mathrm{~V}\) Supply (8) \\
Power Dissipation \\
Power Supply Rejection
\end{tabular} \& \[
\begin{gathered}
+4.75 \\
-4.75 \\
+11.5 \\
-11.5 \\
+14.5 \\
-14.5 \\
\\
- \\
- \\
- \\
-
\end{gathered}
\] \& \[
\begin{array}{r}
+5.0 \\
-5.0 \\
+12.0 \\
-12.0 \\
+15.0 \\
-15.0 \\
\\
+200 \\
-100 \\
-65 \\
+85 \\
2.85
\end{array}
\] \& \[
\begin{gathered}
+5.25 \\
-5.25 \\
+12.5 \\
-12.5 \\
+15.5 \\
-15.5 \\
\\
- \\
- \\
- \\
- \\
\hline 0.1 \\
\pm 0.07
\end{gathered}
\] \& \[
\begin{aligned}
\& +4.75 \\
\& -4.75 \\
\& +11.5 \\
\& -11.5 \\
\& +14.5 \\
\& -14.5
\end{aligned}
\] \& \[
\begin{array}{r}
+5.0 \\
-5.0 \\
+12.0 \\
-12.0 \\
+15.0 \\
-15.0 \\
\\
+220 \\
+150 \\
-65 \\
+85 \\
2.85
\end{array}
\] \& \[
\begin{gathered}
+5.25 \\
-5.25 \\
+12.5 \\
-12.5 \\
+15.5 \\
-15.5 \\
\\
- \\
- \\
- \\
- \\
\hline 0.5 \\
\pm 0.07
\end{gathered}
\] \& +4.9
-4.9
+11.5
-11.5
+14.5
-14.5
-
-
-
-
- \& \[
\begin{gathered}
+5.0 \\
-5.0 \\
+12.0 \\
-12.0 \\
+15.0 \\
-15.0 \\
\\
+220 \\
-150 \\
- \\
- \\
2.85
\end{gathered}
\] \& \[
\begin{gathered}
+5.25 \\
-5.25 \\
+12.5 \\
-12.5 \\
+15.5 \\
-15.5 \\
\\
- \\
- \\
- \\
- \\
\hline 0.5 \\
\pm 0.07
\end{gathered}
\] \& Volts
Volts
Volts
Volts
Volts
Volts

mA
mA
mA
mA
Watts
\%FSR/\%V <br>

\hline | Footnotes: |
| :--- |
| (1) All power supplies must be on before ap supplies and the clock (START CONVER periods. The device must be continuously |
| (2) When COMP. BITS (pin 35) is low, logic |
| (3) A 5 MHz clock with a 50 nsec positive pu testing. See Timing Diagram for more d |
| (4) Effective bits is equal to: $(\text { SNR }+ \text { Distortion })-1.76+$ | \& ing a sta must be converting ding "0" width is s.

$\qquad$

\[
\log \frac{\mathrm{Fu}}{Act}

\] \& nvert pu ent during ring this e $-350 \mu$ for all p \& | All arm-up |
| :--- |
| tion $\left.\frac{\mathrm{de}}{\mathrm{dde}}\right]$ | \& | (5) |
| :--- |
| (6) |
| (7) |
| (8) | \& sthe tim is back able 2a, inimum operatio ting at + only or \& | quired be the spe |
| :--- |
| ng Outpu |
| ly voltag oly. The C. |
| only req | \& the $A / D$ d range. ding Sele f +4.9 V a mum limit d. \& | data is |
| :--- |
| 4.9V for |
| $+4.75 \mathrm{~V}$ | \& | once the |
| :--- |
| are requ $-4.75 \mathrm{~V} \mathrm{w}$ | \& | analog |
| :--- |
| ed for en | <br>

\hline
\end{tabular}

## TECHNICAL NOTES

1. Obtaining fully specified performance from the ADS-935 requires careful attention to pc-card layout and power supply decoupling. The device's analog and digital ground systems are connected to each other internally. For optimal performance, tie all ground pins (4, 7, 30 and 36 ) directly to a large analog ground plane beneath the package.
For the best performance it is recommended to use a single power source for both the +5 V analog and +5 V digital supplies. Bypass all power supplies and the +3.2 V reference output to ground with $4.7 \mu \mathrm{~F}$ tantalum capacitors in parallel with $0.1 \mu \mathrm{~F}$ ceramic capacitors. Locate the bypass capacitors as close to the unit as possible.
2. The ADS-935 achieves its specified accuracies without the need for external calibration. If required, the device's small initial offset and gain errors can be reduced to zero using the adjustment circuitry shown in Figure 2. When using this circuitry, or any similar offset and gain calibration hardware, make adjustments following warm-up. To avoid interaction, always adjust offset before gain. Tie pins 5 and 6 to ANALOG GROUND (pin 4) if not using offset and gain adjust circuits.
3. Pin 35 ( $\overline{\text { COMP. BITS }})$ is used to select the digital output coding format of the ADS-935. See Tables $2 a$ and $2 b$. When this pin has a TTL logic "0" applied, it complements all of the ADS-935's digital outputs.

When pin 35 has a logic "1" applied, the output coding is complementary (offset) binary. Applying a logic "0" to pin 35 changes the coding to (offset) binary. Using the MSB output (pin 29) instead of the MSB output (pin 28) changes the respective output codings to complementary two's complement and two's complement.
Pin 35 is TTL compatible and can be directly driven with digital logic in applications requiring dynamic control over its function. There is an internal pull-up resistor on pin 35 allowing it to be either connected to +5 V or left open when a logic "1" is required.
4. To enable the three-state outputs, connect OUTPUT ENABLE (pin 34) to a logic "0" (low). To disable, connect pin 34 to a logic "1" (high).
5. Applying a start convert pulse while a conversion is in progress (EOC = logic "1") will initiate a new and probably inaccurate conversion cycle. Data from both the interrupted and subsequent conversions will be invalid.
6. Do not enable/disable or complement the output bits or read from the FIFO during the conversion process (from the rising edge of $\overline{E O C}$ to the falling edge of $\overline{E O C}$ ).
7. The OVERFLOW bit (pin 33) switches from 0 to 1 when the input voltage exceeds that which produces an output of all 1's or when the input equals or exceeds the voltage that produces all 0's. When COMP BITS is activated, the above conditions are reversed.

## INTERNAL FIFO OPERATION

The ADS-935 contains an internal, user-initiated, 18-bit, 16word FIFO memory. Each word in the FIFO contains the 16 data bits as well as the MSB and overflow bits. Pins 8 (FIFO/ $\overline{\mathrm{DIR}}$ ) and 9 (FIFO READ) control the FIFO's operation. The FIFO's status can be monitored by reading pins 10 (FSTAT1) and 11 (FSTAT2).
When pin 8 (FIFO/DIR) has a logic "1" applied, the FIFO is inserted into the digital data path. When pin 8 has a logic "0" applied, the FIFO is transparent and the output data goes directly to the output three-state register (whose operation is controlled by pin 34 (ENABLE)). Read and write commands to the FIFO are ignored when the ADS-935 is operated in the "direct" mode. It takes a maximum of 20 ns to switch the FIFO in or out of the ADS-935's digital data path.

## FIFO Write and Read Modes

Once the FIFO has been enabled (pin 8 high), digital data is automatically written to it, regardless of the status of FIFO READ (pin 9). Assuming the FIFO is initially empty, it will accept data (18-bit words) from the next 16 consecutive A/D conversions. As a precaution, pin 9 (which controls the FIFO's READ function) should not be low when data is first written to an empty FIFO.
When the FIFO is initially empty, digital data from the first conversion (the "oldest" data) appears at the output of
the FIFO immediately after the first conversion has been completed and remains there until the FIFO is read.
If the output three-state register has been enabled (logic "0" applied to pin 34), data from the first conversion will appear at the output of the ADS-935. Attempting to write a 17th word to a full FIFO will result in that data, and any subsequent conversion data, being lost.

Once the FIFO is full (indicated by FSTAT1 and FSTAT2 both equal to "1"), it can be read by dropping the FIFO READ line (pin 9) to a logic " 0 " and then applying a series of 15 rising edges to the read line. Since the first data word is already present at the FIFO output, the first read command (the first rising edge applied to FIFO READ) will bring data from the second conversion to the output. Each subsequent read command/rising edge brings the next word to the output lines. After the 15th rising edge brings the 16th data word to the FIFO output, the subsequent falling edge on READ will update the status outputs (after a 20ns maximum delay) to FSTAT1 = 0 ,
FSTAT2 = 1 indicating that the FIFO is empty.
If a read command is issued after the FIFO empties, the last word (the 16th conversion) will remain present at the outputs.

## FIFO Reset Feature

At any time, the FIFO can be reset to an empty state by putting the ADS-935 into its "direct" mode (logic "0" applied to pin 8, FIFO/DIR) and also applying a logic " 0 " to the FIFO READ line (pin 9). The empty status of the FIFO will be indicated by FSTAT1 going to a "0" and FSTAT2 going to a "1". The status outputs change 40 ns after applying the control signals.

## FIFO Status, FSTAT1 and FSTAT2

Monitor the status of the data in the FIFO by reading the two status pins, FSTAT1 (pin 10) and FSTAT2 (pin 11).

| FSTAT1 | FSTAT2 |
| :---: | :---: |
| 0 | 1 |
| 0 | 0 |
| 1 | 0 |
| 1 | 1 |

Table 1. FIFO Delays

| DELAY | PIN | TRANSITION | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direct mode to FIFO enabled | 8 | $0-1$ | - | 10 | 20 | ns |
| FIFO enabled to direct mode | 8 | $1-0$ | - | 10 | 20 | ns |
| FIFO READ to output data valid | 9 | $0-1$ | - | - | 40 | ns |
| FIFO READ to status update when changing from <half full (1 word) to empty | 9 | $1 \square 0$ | - | - | 20 | ns |
| FIFO READ to status update when changing from $\geq$ half full ( 8 words) to <half full ( 7 words) | 9 | $0-1$ | - | - | 110 | ns |
| FIFO READ to status update when changing from full ( 16 words) to $\geq$ half full ( 15 words) | 9 | $0 \sim 1$ | - | - | 190 | ns |
| Falling edge of $\overline{\mathrm{EOC}}$ to status update when writing first word into empty FIFO | 32 | $1-0$ | - | - | 190 | ns |
| Falling edge of $\overline{\mathrm{EOC}}$ to status update when changing FIFO from <half full ( 7 words) to $\geq$ half full ( 8 words) | 32 | $1-0$ | - | - | 110 | ns |
| Falling edge of $\overline{E O C}$ to status update when filling FIFO with 16th word | 32 | $1-0$ | - | - | 28 | ns |

## CALIBRATION PROCEDURE

Connect the converter per Figure 2. Any offset/gain calibration procedures should not be implemented until the device is fully warmed up. To avoid interaction, adjust offset before gain. The ranges of adjustment for the circuits in Figure 2 are guaranteed to compensate for the ADS-935's initial accuracy errors and may not be able to compensate for additional system errors.

A/D converters are calibrated by positioning their digital outputs exactly on the transition point between two adjacent digital output codes. This is accomplished by connecting


Figure 2. Connection Diagram

Table 2a. Setting Output Coding Selection (Pin 35)

| OUTPUT FORMAT | PIN 35 LOGIC LEVEL |
| :--- | :---: |
| Complementary (Offset) Binary | 1 |
| (Offset) Binary | 0 |
| Complementary Two's Complement | 1 |
| (Using MSB, pin 29) | 0 |
| Two's Complement |  |
| (Using MSB, pin 29) |  |

LED's to the digital outputs and performing adjustments until certain LED's "flicker" equally between on and off. Other approaches employ digital comparators or microcontrollers to detect when the outputs change from one code to the next.
For the ADS-935, offset adjusting is normally accomplished when the analog input is 0 minus $1 / 2$ LSB $(-42 \mu \mathrm{~V})$. See Table 2 b for the proper bipolar output coding.
Gain adjusting is accomplished when the analog input is at nominal full scale minus $11 / 2$ LSB's $(+2.749874 \mathrm{~V}$ or -5.499874 V ).

Note: Connect pin 5 to ANALOG GROUND (pin 4) for operation without zero/offset adjustment. Connect pin 6 to pin 4 for operation without gain adjustment.

## Zero/Offset Adjust Procedure

1. Apply a train of pulses to the START CONVERT input (pin 12) so that the converter is continuously converting.
2. For zero/offset adjust, apply $-42 \mu \mathrm{~V}$ to the ANALOG INPUT (pin 3).
3. For bipolar operation - Adjust the offset potentiometer until the code flickers between 1000000000000000 and 0111 111111111111 with pin 35 tied high (complementary offset binary) or between 0111111111111111 and 10000000 00000000 with pin 35 tied low (offset binary).

For unipolar operation - Adjust the offset potentiometer until all outputs are 1's and the LSB flickers between 0 and 1 with pin 35 tied high (complementary binary) or until all outputs are 0's and the LSB flickers between 0 and 1 with pin 35 tied low (binary).
4. For bipolar, Two's complement coding requires using BIT 1 (MSB) (pin 29). With pin 35 tied low, adjust the trimpot until the output code flickers between all 0's and all 1's.

## Gain Adjust Procedure

1. For gain adjust, for bipolar apply +2.749874 V and for unipolar mode 5.499874 V to the ANALOG INPUT (pin 3).
2. Adjust the gain potentiometer until all output bits are 0's and the LSB flickers between a 1 and 0 with pin 35 tied high (complementary (offset) binary) or until all output bits are 1's and the LSB flickers between a 1 and 0 with pin 35 tied low ((offset) binary).
3. For bipolar, Two's complement coding requires using BIT 1 (MSB) (pin 29). With pin 35 tied low, adjust the gain trimpot until the output code flickers equally between 0111 111111111111 and 0111111111111110.
4. To confirm proper operation of the device, vary the applied input voltage to obtain the output coding listed in Table 2 b .

Table 2b. Output Coding


## THERMAL REQUIREMENTS

All DATEL sampling A/D converters are fully characterized and specified over operating temperature (case) ranges of 0 to $+70^{\circ} \mathrm{C}$ and -55 to $+125^{\circ} \mathrm{C}$. All room-temperature ( $\mathrm{TA}=+25^{\circ} \mathrm{C}$ ) production testing is performed without the use of heat sinks or forced-air cooling. Thermal impedance figures for each device are listed in their respective specification tables.
These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package. Electrically insulating, thermally-conductive "pads" may be installed
underneath the package. Devices should be soldered to boards rather than "socketed", and of course, minimal air flow over the surface can greatly help reduce the package temperature.
In more severe ambient conditions, the package/junction temperature of a given device can be reduced dramatically (typically $35 \%$ ) by using one of DATEL's HS Series heat sinks. See Ordering Information for the assigned part number. See page 1-183 of the DATEL Data Acquisition Components Catalog for more information on the HS Series. Request DATEL Application Note AN-8, "Heat Sinks for DIP Data Converters," or contact DATEL directly, for additional information.


NOTES:

1. Scale is approximately 20 ns per didsion. $\mathrm{fs}=5 \mathrm{MHz}$
2. This device has three pipeline delays. Four start convert pulses (clock cycles) must be applied for valid data from the first conversion to appear at the output of the A/D.

Figure 3. ADS-935 Timing Diagram


Preliminary Evaluation Board - Modified ADS-B933 to include $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ Supplies to U6
Figure 4. ADS-935 Evaluation Board Schematic.

MECHANICAL DIMENSIONS INCHES (mm)


## ORDERING INFORMATION

|  |  |  |  |
| :--- | :---: | :--- | :--- |
| OPERATING |  |  |  |
| MODEL | TEMP. RANGE |  | ACCESSORIES |
| ADS-935MC | 0 to $+70^{\circ} \mathrm{C}$ | ADS- | ADS-B935 |
| 935 MM | -55 to $+125^{\circ} \mathrm{C}$ |  | Evaluation Board (without ADS-935) |

Receptacles for PC board mounting can be ordered through AMP, Inc., Part \# 3-331272-8 (Component Lead Socket), 40 required. For MIL-STD-883 product, or surface mount packaging, contact DATEL.

## В ロATEL <br> A $\underbrace{-8}$ TECHNOLOGIES COMPANY

C\&D Technologies (DATEL), Inc.
11 Cabot Boulevard, Mansfield, MA 02048-1151
Tel: (508) 339-3000 (800) 233-2765 Fax: (508) 339-6356
www.cd4power.com E-mail: sales@cdtechno.com
ISO 9001:2000 REGISTERED

- DS-0367 - 05/05 not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice. The DATEL logo is a registered C\&D Technologies, Inc. trademark.

