

*3-in-1 8-bit serial to parallel latch*

---

**Features**

- Three 8-bit serial input
- Three 8-bit parallel output
- Operation voltage: 2.0V to 5.7V
- Storage register with 3-state outputs
- Shift register with direct clear
- 5 MHz (typical) shift out frequency
- Output capability:
  - ◆ Parallel outputs; bus driver
  - ◆ Serial output; standard

**Selection Information**

	<b>MA007AH</b>	<b>MA007AP</b>	<b>MA007AD</b>	<b>MA007AF</b>
Package / Dice	Dice	44-PLCC	48-LQFP	44-PQFP
Parallel Output	24 pins			
Sink Current	20mA			

**Application Field**

Serial-to-parallel data conversion

Remote control holding register

This document contains information on a new product under development by MEGAWIN. MEGAWIN reserves the right to change or discontinue this product without notice.

© MEGAWIN Technology Co., Ltd. 2006 All rights reserved.

2005/11 version A1



## General Description


The MA007 are high-speed Si-gate CMOS devices. There are three groups 8-stage serial shift register with a storage register and 3-state outputs in MA007. The shift register and storage register have separate clocks. Data is shifted on the positive-going transitions of the SCLK input. The data in each register is transferred to the storage register on a positive-going transition of the PCLK input. If both clocks are connected

together, the shift register will always be one clock pulse ahead of the storage register. The shift register has a serial input (DIN<sub>x</sub>) and a serial standard output (DOUT<sub>x</sub>) for cascading. It is also provided with asynchronous reset (active LOW) for all 8 stages shift register. The storage register has 8 parallel 3-state bus driver outputs. Data in the storage register appears at the output whenever the output enable input (/OE) is LOW.

## Pad Description

Pad No.	Pad Name	I/O	Description
1	/OE	I	Output enable (active LOW)
2	PCLK	I	Parallel register clock input
3	/SCLR	I	Serial register reset (active LOW)
4	SCLK	I	Shift register clock input
5, 6, 7	DIN0, DIN1, DIN2	I	Serial data input
10, 9, 8	DOUT0, DOUT1, DOUT2	O	Serial data output
20 to 13	Q20 to Q27	O	Parallel data group 2 output
29 to 22	Q10 to Q17	O	Parallel data group 1 output
38 to 31	Q00 to Q07	O	Parallel data group 0 output
12, 30, 40	VCC	P	Positive supply voltage
11, 21, 39, 41	GND	P	Power ground (0 V)

## Block Diagram



## Function Description

**FUNCTION TABLE**

INPUTS					OUTPUTS		FUNCTION
SCLK	PCLK	/OE	/SCLR	DINx	DOUTx	QxN	
X	X	L	L	X	L	NC	A LOW level on /SCLR only affects the shift registers
X	↑	L	L	X	L	L	Empty shift register loaded into storage register
X	X	H	L	X	L	Z	Shift register clear. Parallel outputs in high-impedance OFF-state
↑	X	L	H	H	Qx6'	NC	Logic high level shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Qx6') appears on the serial output (DOUTx)
X	↑	L	H	X	NC	Qxn'	Contents of shift register stages (internal Qxn') are transferred to the storage register and parallel output stages
↑	↑	L	H	X	Qx6'	Qxn'	Contents of shift register shifted through. Previous contents of the shift register are transferred to the storage register and the parallel output stages.

### Notes


H = HIGH voltage level; L = LOW voltage level

↑ = LOW-to-HIGH transition; ↓ = HIGH-to-LOW


Z = high-impedance OFF-state; NC = no change

X = don't care.

# Application Circuit



## Pad Assignment



## Absolute Maximum Rating

PARAMETER	RATING	UNIT
Supply Voltage to Ground Potential	-0.3 to +6.0	V
Applied Input / Output Voltage	-0.3 to +6.0	V
Power Dissipation	500	mW
Ambient Operating Temperature	0 to +70	°C
Storage Temperature	-55 to +150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## DC Characteristics

(V<sub>CC</sub>-GND = 5.0V, T<sub>a</sub> = 25° C; unless otherwise specified)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Op. Voltage	V <sub>CC</sub>	-	2.0	5.0	6.0	V
Op. Current	I <sub>OP</sub>	No load (Ext.-V)	-	4.0	16.0	μA
Input High Voltage	V <sub>IH</sub>	-	0.7 V <sub>DD</sub>	-	V <sub>DD</sub>	V
Input Low Voltage	V <sub>IL</sub>	-	0	-	0.3V <sub>DD</sub>	V
DOUT <sub>x</sub> sink current	I <sub>OL0</sub>	V <sub>OL</sub> = 0.4V	-	3.0	4.5	mA
DOUT <sub>x</sub> drive current	I <sub>OH0</sub>	V <sub>OH</sub> = 4.5V	-	1.5	2.5	mA
Q <sub>x0</sub> to Q <sub>x7</sub> sink current	I <sub>OL1</sub>	V <sub>OL</sub> = 0.4V	-	18	27	mA
		V <sub>OL</sub> = 0.4V, V <sub>CC</sub> = 6.0V	-	20	32	mA
Q <sub>x0</sub> to Q <sub>x7</sub> drive current	I <sub>OH1</sub>	V <sub>OH</sub> = 4.5V	-	2.7	3.5	mA
		V <sub>OH</sub> = 5.4V, V <sub>CC</sub> = 6.0V	-	3.0	5.0	mA
All output sink current	I <sub>OL2</sub>	V <sub>OL</sub> = 0.4V	-	16	24	mA
All output drive current	I <sub>OH2</sub>	V <sub>OH</sub> = 4.5V	-	8	12	mA
Total output sink current	I <sub>OL3</sub>	V <sub>OL</sub> = 0.4V	-	384	576	mA
Total output drive current	I <sub>OH3</sub>	V <sub>OH</sub> = 4.5V	-	192	288	mA

## AC Characteristics


(VCC-GND = 5.0V, Ta = 25° C; unless otherwise specified)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Maximum clock pulse frequency (SCLK, PCLK)	FMAX	50 % duty cycle	-	2.5	5	MHz
Propagation delay	T <sub>PHL1</sub> T <sub>PLH1</sub>	SCLK to DOUT <sub>x</sub> , CL = 15 pF	-	95	195	nS
	T <sub>PHL2</sub> T <sub>PLH2</sub>	PCLK to QX <sub>n</sub> , CL = 15 pF	-	100	200	nS
	T <sub>PHL3</sub>	/SCLR to DOUT <sub>x</sub> , CL = 15 pF	-	100	200	nS
Setup Time	T <sub>SU1</sub>	Din to SCLK	10	-	-	nS
	T <sub>SU2</sub>	SCLK to PCLK	100	-	-	nS
	T <sub>SU3</sub>	SCLK to PCLK	-	5	10	nS
Pulse Width	T <sub>W1</sub>	SCLK	25	-	-	nS
	T <sub>W2</sub>	PCLK	25	-	-	nS
	T <sub>W3</sub>	/SCLR	25	-	-	nS
Tri-state output enable time	T <sub>PZH</sub> T <sub>PZL</sub>	/OE to QX <sub>n</sub>	-	100	200	nS
Tri-state output disable time	T <sub>PHZ</sub> T <sub>PLZ</sub>	/OE to QX <sub>n</sub>	-	100	200	nS
Hold time	T <sub>H</sub>	Din to SCLK	5	-	-	nS
Removal time	T <sub>REM</sub>	/SCLR to SCLK	10	-	-	nS




## System Timing


### SCLK to DOUTx Propagation Delay Waveforms




### PCLK to QXn Propagation Delay and Setup Time Waveforms




**SCLK and PCLK are connected together to Q<sub>Xn-1</sub> Propagation Delay and Setup Time Waveforms**



**PCLK to Q<sub>Xn</sub> Propagation Delay and Setup Time Waveforms**




## Tri-state Enable/Disable Time Waveforms




## Package Information


### MA007AE 48 Pin PDIP (600mil) Configuration




### 48 Pin PDIP Package Dimension




## MA007AP 44 Pin PLCC Configuration




## 44 Pin PLCC Package Dimension




## MA007AD 48 Pin LQFP Configuration




## 48 Pin LQFP Package Dimension



## MA007AF 44 Pin PQFP Configuration



## 44 Pin PQFP Package Dimension



**Notes:**

**Vision History**

<b>VERSION</b>	<b>DATE</b>	<b>PAGE</b>	<b>DESCRIPTION</b>
A1	Nov. 2005		Initial issue.