

GD54/74LS245

OCTAL BUS TRANSCEIVER; NON-INVERTED 3-STATE OUTPUTS

Feature


- Bidirectional Bus Transceiver in a High-Density 20-Pin Package
- 3-State Outputs Drive Bus Lines Directly
- P-N-P Inputs D-C Loading on Bus Lines
- Hysteresis at Bus Inputs Improve Noise Margins
- Typical Propagation Delay Times; Port to Port ... 8 ns

Description

These octal bus transceiver are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the directional control (DIR) input. The enable input (\bar{G}) can be used to disable the device so that the buses are effectively isolated.

Pin Configuration




Suffix-Blank Plastic Dual In Line Package
Suffix-J Ceramic Dual In Line Package

Schematics of Inputs and Outputs

Function Table

ENABLE \bar{G}	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS



Absolute Maximum Ratings

- Supply voltage, V_{cc} 7V
- Input voltage 7V
- Off-state output voltage 5.5V
- Operating free-air temperature range 54LS -55°C to 125°C
74LS 0°C to 70°C
- Storage temperature range -65°C to 150°C

Recommended Operating Conditions

SYMBOL	PARAMETER	MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	54	4.5	5	5.5
		74	4.75	5	5.25
I_{OH}	High-level output current	54		-12	mA
		74		-15	
I_{OL}	Low-level output current	54		12	mA
		74		24	
T_A	Operating free-air temperature	54	-55	125	°C
		74	0	70	

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP (Note 1)	MAX	UNIT	
V_{IH}	High-level input voltage			2			V	
V_{IL}	Low-level input voltage			54	0.7	0.8	V	
				74				
V_{IK}	Input clamp voltage	$V_{CC}=\text{Min}$, $I_f = -18\text{mA}$				-1.5	V	
$V_{T+} - V_{T-}$	Hysteresis	$V_{CC}=\text{Min}$,		0.2	0.4		V	
V_{OH}	High-level output voltage	$V_{CC}=\text{Min}$, $V_{IH}=\text{Min}$ $V_{IL}=\text{Max}$, $I_{OH} = -1\text{mA}$		74	2.7	2.7	V	
		$V_{CC}=\text{Min}$, $V_{IH}=\text{Min}$ $V_{IL}=\text{Max}$, $I_{OH} = -3\text{mA}$		54, 74	2.4	3.4		
		$V_{CC}=\text{Min}$, $V_{IH}=\text{Min}$ $V_{IL}=0.5\text{V}$, $I_{OH}=\text{Max}$		54, 74	2			
V_{OL}	Low-level output voltage	$V_{CC}=\text{Min}$	$I_{OL}=12\text{mA}$	54, 74	0.25	0.4	V	
		$V_{IL}=\text{Max}$	$I_{OL}=24\text{mA}$	74	0.35	0.5		
I_{OZH}	Off-state output current high-level voltage applied	$V_{CC}=\text{Max}$, $V_O=2.7\text{V}$ $V_{IH}=\text{Min}$, $V_{IL}=\text{Max}$		\bar{G} at 2V		20	μA	
I_{OZL}	Off-state output current low-level voltage applied	$V_{CC}=\text{Max}$, $V_O=0.4\text{V}$ $V_{IH}=\text{Min}$, $V_{IL}=\text{Max}$				-200	μA	
I_I	Input current at maximum maximum input voltage	A or B DIR or \bar{G}	$V_{CC}=\text{Max}$		$V_I=5.5\text{V}$	0.1	mA	
			$V_{CC}=\text{Max}$		$V_I=7\text{V}$			
I_{IH}	High-level input current	$V_{CC}=\text{Max}$, $V_I=2.7\text{V}$				20	μA	
I_{IL}	Low-level input current	$V_{CC}=\text{Max}$, $V_I=0.4\text{V}$				-0.2	mA	
I_{os}	Short-circuit output current	$V_{CC}=\text{Max}$ (Note 2)		-40	-225		mA	
I_{cc}	Supply Current	Outputs high				48	70	
		Outputs low				62	90	
		All outputs disabled				64	95	

Note 1. All typical values are at $V_{CC}=5\text{V}$, $T_A=25^\circ\text{C}$

Note 2. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second

Switching Characteristics, $V_{CC} = 5V$, $T_A = 25^\circ C$

SYMBOL	PARAMETER	TEST CONDITION#	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high-level output	$C_L = 45\text{pF}, R_L = 667\Omega$		8	12	ns
t_{PHL}	Propagation delay time, high-to-low-level output			8	12	ns
t_{PZL}	Output enable time to low level			27	40	ns
t_{PZH}	Output enable time to high level			25	40	ns
t_{PLZ}	Output disable time from low level	$C_L = 5\text{pF}, R_L = 667\Omega$		15	25	ns
t_{PHZ}	Output disable time from high level			15	25	ns

For load circuit and voltage waveforms see page 3-11