

IRFD120, IRFD121, IRFD122, IRFD123

1.3A and 1.1A, 80V and 100V, 0.30 and 0.40 Ohm, N-Channel Power MOSFETs

July 1998

Features

- 1.3A and 1.1A, 80V and 100V
- $r_{DS(ON)} = 0.30\Omega$ and 0.40Ω
- · Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- Linear Transfer Characteristics
- · High Input Impedance
- · Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Ordering Information

PART NUMBER	PACKAGE	BRAND
IRFD120	HEXDIP	IRFD120
IRFD121	HEXDIP	IRFD121
IRFD122	HEXDIP	IRFD122
IRFD123	HEXDIP	IRFD123


NOTE: When ordering, use the entire part number.

Description

These are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are N-Channel enhancement mode silicon gate power field effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. They can be operated directly from integrated circuits.


Formerly developmental type TA17401.

Symbol



Packaging

HEXDIP



IRFD120, IRFD121, IRFD122, IRFD123

UNITS

Drain to Source Breakdown Voltage (Note 1)V _{DS}	100	80	100	80	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1) V_{DGR}	100	80	100	80	V
Continuous Drain CurrentI _D	1.3	1.3	1.1	1.1	Α
Pulsed Drain Current	5.2	5.2	4.4	4.4	Α
Gate to Source VoltageV _{GS}	±20	±20	±20	±20	V
Maximum Power Dissipation	1.0	1.0	1.0	1.0	W
Linear Derating Factor (See Figure 1)	0.008	0.008	0.008	0.008	W/oC
Single Pulse Avalanche Energy Rating (Note 3) EAS	36	36	36	36	mJ
Operating and Storage Temperature T _J , T _{STG}	-55 to 150	-55 to 150	-55 to 150	-55 to 150	°C
Maximum Temperature for Soldering					
Leads at 0.063in (1.6mm) from Case for 10s T _L	300	300	300	300	°C
Package Body for 10s, See Techbrief 334 T _{pkg}	260	260	260	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage IRFD120, IRFD122	BV _{DSS}	I_D = 250 μ A, V_{GS} = 0V (Figure 9)		-	-	٧
IRFD121, IRFD123	1		80	-	-	٧
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2.0	-	4.0	٧
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Rated BV _{DSS} , V _{GS} = 0V	-	-	25	μА
		$V_{DS} = 0.8 \text{ x Rated BV}_{DSS}, V_{GS} = 0V,$ $T_{J} = 125^{\circ}\text{C}$		-	250	μА
On-State Drain Current (Note 2) IRFD120, IRFD121	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} Max, V_{GS} = 10V$	1.3	-	-	А
IRFD122, IRFD123	1		1.1	-	-	Α
Gate Source Leakage	I _{GSS}	$V_{GS} = \pm 20V$	-	-	±500	nA
Drain Source On Resistance (Note 2) IRFD120, IRFD121	r _{DS(ON)}	I _D = 0.6A, V _{GS} = 10V (Figures 7, 8)		0.25	0.30	Ω
IRFD122, IRFD123	1			0.30	0.40	Ω
Forward Transconductance (Note 2)	9fs	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} Max$, $I_D = 0.6A$	0.9	1.0	-	S
Turn-On Delay Time	t _{d(ON)}	$\begin{split} V_{DD} &= 0.5 \text{ x Rated BV}_{DSS}, \text{ I}_{D} \approx 1.3\text{A}, \\ V_{GS} &= 10\text{V}, \text{ R}_{G} = 9.1\Omega \text{ (Figures 16, 17)} \\ \text{R}_{L} &= 38.5\Omega \text{ for V}_{DD} = 50\text{V} \\ \text{R}_{L} &= 30.8\Omega \text{ for V}_{DD} = 40\text{V} \\ \text{MOSFET Switching Times are Essentially Independent of Operating Temperature} \end{split}$		20	40	ns
Rise Time	t _r			35	70	ns
Turn-Off Delay Time	t _{d(OFF)}			50	100	ns
Fall Time	t _f			35	70	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{g(TOT)}	V_{GS} = 10V, I_D = 1.3A, V_{DS} = 0.8 × Rated BV _{DSS} , $I_{g(REF)}$ = 1.5mA (Figures 13, 18, 19) Gate Charge is Essentially Independent of Operating Temperature		11	15	пС
Gate to Source Charge	Q _{gs}			6.0	-	пC
Gate to Drain "Miller" Charge	Q _{gd}			5.0	-	пC
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz	-	450	-	pF
Output Capacitance	c _{oss}	(Figure 10)		200	-	pF
Reverse Transfer Capacitance	C _{RSS}			50	-	pF

IRFD120, IRFD121, IRFD122, IRFD123

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS			TYP	MAX	UNITS
Internal Drain Inductance	L _D	Measured From the Drain Lead, 2mm (0.08in) from Package to Center of Die	Modified MOSFET Symbol Showing the Internal Devices Inductances		4.0		nΗ
Internal Source Inductance	Lg	Measured From the Source Lead, 2mm (0.08in) from Header to Source Bonding Pad	G CLS	-	6.0	-	пН
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	Free Air Operation	•	-	-	120	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST COND	MIN	TYP	MAX	UNITS	
Continuous Source to Drain Current	I _{SD}	Modified MOSFET Sym-	• D	-	-	1.3	Α
Pulse Source to Drain Current (Note 3)	^I SDM	bol Showing the Integral Reverse P-N Junction Diode	G S S	1	-	5.2	Α
Source to Drain Diode Voltage (Note 2)	V _{SD}	$T_J = 25^{\circ}C$, $I_{SD} = 1.3A$, $V_{GS} = 0V$, (Figure 12)		-	-	2.5	V
Reverse Recovery Time	t _{rr}	$T_J = 150^{0} C$, $I_{SD} = 1.3 A$, $dI_{SD}/dt = 100 A/\mu s$		-	280	-	ns
Reverse Recovery Charge	Q _{RR}	$T_J = 150^{0}C$, $I_{SD} = 1.3A$, $dI_{SD}/dt = 100A/\mu s$		-	1.6	-	μC

NOTES:

- 2. Pulse test: pulse width $\leq 300 \mu s$, duty cycle $\leq 2\%$.
- 3. V_{DD} = 25V, starting T_J = 25 0 C, L = 32mH, R_G = 25 Ω , peak I_{AS} = 1.3A. See Figures 14, 15.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs AMBIENT TEMPERATURE





FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
AMBIENT TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)







FIGURE 3. FORWARD BIAS SAFE OPERATING AREA

FIGURE 4. OUTPUT CHARACTERISTICS








FIGURE 5. SATURATION CHARACTERISTICS

FIGURE 6. TRANSFER CHARACTERISTICS






NOTE: Heating effect of 2µs pulse is minimal.

FIGURE 7. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT

FIGURE 8. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)







FIGURE 9. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

FIGURE 10. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE






FIGURE 11. TRANSCONDUCTANCE vs DRAIN CURRENT

FIGURE 12. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 13. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. RESISTIVE SWITCHING WAVEFORMS




FIGURE 18. GATE CHARGE TEST CIRCUIT




FIGURE 19. GATE CHARGE WAVEFORMS