data

delay


PACKAGES

devičes

5-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1032H)

FEATURES

- Digitally programmable in 32 delay steps
- Monotonic delay-versus-address variation
- Precise and stable delays
- Input & outputs fully 10KH-ECL interfaced & buffered
- Fits 32-pin DIP socket



NC NC NC NC 39 OUT 38 A2 GND 37 A1 VEE A0 ENB 36 35 NC NC 34 NC NČ A4 VEE GND 32 ENB NC 10 31 30 ____ A3 NC 12 29 NC NC 13 28 NC NC NC 27 26 14 15 NC NC 16 25 NC 24 NC GND 18 NC VEF ENB 19 20 ¬ NC IN

PDU1032H-xx DIP I PDU1032H-xxM Mil DIP I

PDU1032H-xxC5 SMD PDU1032H-xxMC5 Mil SMD

FUNCTIONAL DESCRIPTION

The PDU1032H-series device is a 5-bit digitally programmable delay line. The delay, TD_A , from the input pin (IN) to the output pin (OUT) depends on the address code (A4-A0) according to the following formula:

$$TD_A = TD_0 + T_{INC} * A$$

where A is the address code, T_{INC} is the incremental delay of the device, and TD_0 is the inherent delay of the device. The incremental delay is

specified by the dash number of the device. The incremental delay is enable pin (ENB) is held LOW during normal operation. When this signal is brought HIGH, OUT is forced into a LOW state. The address is not latched and must remain asserted during normal operation.

SERIES SPECIFICATIONS

- Total programmed delay tolerance: 5% or 2ns, whichever is greater
- Inherent delay (TD₀): 5.5ns typical for dash numbers up to 5, greater for larger #'s
- Setup time and propagation delay: Address to input setup (T_{AIS}): 3.6ns Disable to output delay (T_{DISO}): 1.7ns typical
- Operating temperature: 0° to 70° C
- Temperature coefficient: 100PPM/°C (excludes TD₀)
- Supply voltage V_{EE} : -5VDC ± 5%
- Power Dissipation: 615mw typical (no load)
- Minimum pulse width: 20% of total delay

©2003 Data Delay Devices

DASH NUMBER SPECIFICATIONS

Part Number	Incremental Delay Per Step (ns)	Total Delay (ns)		
PDU1032H5	0.5 ± 0.3	15.5 ± 2.0		
PDU1032H-1	1.0 ± 0.5	31 ± 2.0		
PDU1032H-2	2.0 ± 0.5	62 ± 3.1		
PDU1032H-3	$\textbf{3.0} \pm \textbf{1.0}$	93 ± 4.6		
PDU1032H-4	4.0 ± 1.0	124 ± 6.2		
PDU1032H-5	5.0 ± 1.0	155 ± 7.8		
PDU1032H-6	$\textbf{6.0} \pm \textbf{1.0}$	186 ± 9.3		
PDU1032H-8	8.0 ± 1.0	248 ± 12.4		
PDU1032H-10	10.0 ± 1.5	310 ± 15.5		
PDU1032H-12	12.0 ± 1.5	372 ± 18.6		
PDU1032H-15	15.0 ± 1.5	465 ± 23.2		
PDU1032H-20	20.0 ± 2.0	620 ± 31.0		

NOTE: Any dash number between .5 and 20 not shown is also available.

DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013

Downloaded from Elcodis.com electronic components distributor

PIN DESCRIPTIONS

IN	Signal Input
OUT	Signal Output
A0-A4	Address Bits
ENB	Output Enable
VEE	-5 Volts
GND	Ground

APPLICATION NOTES

ADDRESS UPDATE

The PDU1032H is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1.

After the last signal edge to be delayed has appeared on the OUT pin, a minimum time, T_{OAX} , is required before the address lines can change. This time is given by the following relation:

 $T_{OAX} = max \{ (A_i - A_{i-1}) * T_{INC}, 0 \}$

where A_{i-1} and A_i are the old and new address codes, respectively. Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required T_{OAX} has elapsed.

A similar situation occurs when using the ENB signal to disable the output while IN is active. In this case, the unit must be held in the disabled state until the device is able to "clear" itself. This is achieved by holding the ENB signal high and the IN signal low for a time given by:

$$T_{DISH} = A_i * T_{INC}$$

Downloaded from Elcodis.com electronic components distributor

Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of

spurious signals persists until the required $T_{\mbox{\scriptsize DISH}}$ has elapsed.

INPUT RESTRICTIONS

There are three types of restrictions on input pulse width and period listed in the **AC Characteristics** table. The **recommended** conditions are those for which the delay tolerance specifications and monotonicity are guaranteed. The **suggested** conditions are those for which signals will propagate through the unit without significant distortion. The **absolute** conditions are those for which the unit will produce some type of output for a given input.

When operating the unit between the recommended and absolute conditions, the delays may deviate from their values at low frequency. However, these deviations will remain constant from pulse to pulse if the input pulse width and period remain fixed. In other words, the delay of the unit exhibits frequency and pulse width dependence when operated beyond the recommended conditions. Please consult the technical staff at Data Delay Devices if your application has specific high-frequency requirements.

Please note that the increment tolerances listed represent a design goal. Although most delay increments will fall within tolerance, they are not guaranteed throughout the address range of the unit. Monotonicity is, however, guaranteed over all addresses.




Figure 1: Timing Diagram

DEVICE SPECIFICATIONS

PARAMETER		SYMBOL	MIN	TYP	UNITS
Total Programmable Delay		TD _T		31	T _{INC}
Inherent Delay		TD ₀		5.5	ns*
Disable to Output Lo	ow Delay	T _{DISO}		1.7	ns
Address to Enable Setup Time		T _{AENS}	1.0		ns
Address to Input Setup Time		T _{AIS}	3.6		ns
Enable to Input Setup Time		T _{ENIS}	3.6		ns
Output to Address Change		T _{OAX}	See Text		
Disable Hold Time		T _{DISH}	See Text		
Input Period	Absolute	PERIN	16		% of TD_T
	Suggested	PERIN	40		% of TD_T
	Recommended	PERIN	200		% of TD_T
Input Pulse Width	Absolute	PWIN	8		% of TD_T
	Suggested	PW _{IN}	20		% of TD_T
	Recommended	PW _{IN}	100		% of TD_T

TABLE 1: AC CHARACTERISTICS

* Greater for dash numbers larger than 5

TABLE 2: ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V _{EE}	-7.0	0.3	V	
Input Pin Voltage	V _{IN}	V _{EE} - 0.3	0.3	V	
Storage Temperature	T _{STRG}	-55	150	С	
Lead Temperature	T _{LEAD}		300	С	10 sec


TABLE 3: DC ELECTRICAL CHARACTERISTICS


(0C to 75C)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	V _{OH}	-1.020		-0.735	V	V_{IH} = MAX,50 Ω to -2V
Low Level Output Voltage	V _{OL}	-1.950		-1.600	V	V_{IL} = MIN, 50 Ω to -2V
High Level Input Voltage	V _{IH}			-1.070	V	
Low Level Input Voltage	V _{IL}	-1.480			V	
High Level Input Current	I _{IH}			475	μA	$V_{IH} = MAX$
Low Level Input Current	I _{IL}	0.5			μA	V _{IL} = MIN

Doc #97045 2/25/03

PACKAGE DIMENSIONS








PDU1032H-xxC5 (Commercial SMD) PDU1032H-xxMC5 (Military SMD)

DELAY LINE AUTOMATED TESTING

TEST CONDITIONS

INPUT:		OUTPUT:	
Ambient Temperature:	$25^{\circ}C \pm 3^{\circ}C$	Load:	50 Ω to -2V
Supply Voltage (Vcc):	$-5.0V \pm 0.1V$	C _{load} :	$5 pf \pm 10\%$
Input Pulse:	Standard 10KH ECL	Threshold:	(V _{OH} + V _{OL}) / 2
	levels		(Rising & Falling)
Source Impedance:	50Ω Max.		
Rise/Fall Time:	2.0 ns Max. (measured		
	between 20% and 80%)		
Pulse Width:	PW _{IN} = 1.5 x Total Delay		
Period:	PER _{IN} = 10 x Total Delay		

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.



Timing Diagram For Testing

Doc #97045 2/25/03 DATA DELAY DEVICES, INC. 3 Mt. Prospect Ave. Clifton, NJ 07013