

P4C1049/P4C1049L HIGH SPEED 512K x 8 STATIC CMOS RAM

FEATURES

- High Speed (Equal Access and Cycle Times)
 - 15/20/25 ns (Commercial)
 - 20/25/35 ns (Industrial)
 - 20/25/35/45/55/70 ns (Military)
- Low Power
- Single 5V±10% Power Supply
- Easy Memory Expansion Using \overline{CE} and \overline{OE} Inputs
- Common Data I/O
- Three-State Outputs
- Fully TTL Compatible Inputs and Outputs
- Advanced CMOS Technology
- Automatic Power Down
- Packages
 - 36-Pin SOJ (400 mil)
 - 36-Pin FLATPACK
 - 36-Pin LCC (452 mil x 920 mil)


DESCRIPTION

The P4C1049 is a 4 Megabit high-speed CMOS static RAM organized as 512Kx8. The CMOS memory requires no clocks or refreshing, and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single 5V±10% tolerance power supply.


Access times as fast as 15 nanoseconds permit greatly enhanced system operating speeds. CMOS is utilized to reduce power consumption to a low level. The P4C1049 is a member of a family of PACE RAM™ products offering fast access times.

The P4C1049 device provides asynchronous operation with matching access and cycle times. Memory locations are specified on address pins A_0 to A_{18} . Reading is accomplished by device selection (\overline{CE}) and output enabling (\overline{OE}) while write enable (\overline{WE}) remains HIGH. By presenting the address under these conditions, the data in the addressed memory location is presented on the data input/output pins. The input/output pins stay in the HIGH Z state when either \overline{CE} or \overline{OE} is HIGH or \overline{WE} is LOW.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Value | Unit |
|-------------------|---|------------------------------|------|
| V _{CC} | Power Supply Pin with Respect to GND | -0.5 to +7 | V |
| V _{TERM} | Terminal Voltage with Respect to GND (up to 7.0V) | -0.5 to V _{CC} +0.5 | V |
| T _A | Operating Temperature | -55 to +125 | °C |

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade(2) | Ambient Temperature | GND | V _{CC} |
|------------|---------------------|-----|-----------------|
| Military | -55°C to +125°C | 0V | 5.0V ± 10% |
| Industrial | -40°C to +85°C | 0V | 5.0V ± 10% |
| Commercial | 0°C to +70°C | 0V | 5.0V ± 10% |

| Symbol | Parameter | Value | Unit |
|-------------------|------------------------|-------------|------|
| T _{BIAS} | Temperature Under Bias | -55 to +125 | °C |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| P _T | Power Dissipation | 1.0 | W |
| I _{OUT} | DC Output Current | 50 | mA |

CAPACITANCES⁽⁴⁾

V_{CC} = 5.0V, T_A = 25°C, f = 1.0MHz

| Symbol | Parameter | Conditions | Typ. | Unit |
|------------------|--------------------|-----------------------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 8 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 8 | pF |

DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage⁽²⁾

| Symbol | Parameter | Test Conditions | P4C1049 | | P4C1049L | | Unit |
|------------------|--|---|----------------------|----------------------|----------------------|----------------------|------|
| | | | Min | Max | Min | Max | |
| V _{IH} | Input High Voltage | | 2.2 | V _{CC} +0.3 | 2.2 | V _{CC} +0.3 | V |
| V _{IL} | Input Low Voltage | | -0.3 ⁽³⁾ | 0.8 | -0.3 ⁽³⁾ | 0.8 | V |
| V _{HC} | CMOS Input High Voltage | | V _{CC} -0.2 | V _{CC} +0.3 | V _{CC} -0.2 | V _{CC} +0.3 | V |
| V _{LC} | CMOS Input Low Voltage | | -0.3 ⁽³⁾ | 0.2 | -0.3 ⁽³⁾ | 0.2 | V |
| V _{OL} | Output Low Voltage (TTL Load) | I _{OL} = +8 mA, V _{CC} = Min. | | 0.4 | | 0.4 | V |
| V _{OH} | Output High Voltage (TTL Load) | I _{OH} = -4 mA, V _{CC} = Min. | 2.4 | | 2.4 | | V |
| I _{IU} | Input Leakage Current | V _{CC} = Max. Mil. | -10 | +10 | -5 | +5 | µA |
| | | V _{IN} = GND to V _{CC} Ind./Com'l. | -5 | +5 | n/a | n/a | |
| I _{LO} | Output Leakage Current | V _{CC} = Max., Mil. | -10 | +10 | -5 | +5 | µA |
| | | $\overline{CE} = V_{IH}$, Ind./Com'l. V _{OUT} = GND to V _{CC} | -5 | +5 | n/a | n/a | |
| I _{SB} | Standby Power Supply Current (TTL Input Levels) | $\overline{CE} \geq V_{IH}$ Mil. | — | 45 | — | 40 | mA |
| | | V _{CC} = Max, Ind./Com'l. f = Max., Outputs Open | — | 40 | — | n/a | |
| I _{SB1} | Standby Power Supply Current (CMOS Input Levels) | $\overline{CE} \geq V_{HC}$ Mil. | — | 15 | — | 10 | mA |
| | | V _{CC} = Max, Ind./Com'l. f = 0, Outputs Open V _{IN} ≤ V _{LC} or V _{IN} ≥ V _{HC} | — | 10 | — | n/a | |

N/A = Not Applicable

DATA RETENTION CHARACTERISTICS (P4C1049L Military Temperature Only)

| Symbol | Parameter | Test Conditions | Min | Typ.* $V_{CC} = 3.0V$ | Max $V_{CC} = 3.0V$ | Unit |
|---------------|--------------------------------------|---|---------------|--------------------------|------------------------|------|
| V_{DR} | V_{CC} for Data Retention | | 3.0 | | | V |
| I_{CCDR} | Data Retention Current | $\overline{CE} \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ | | 2 | 3 | mA |
| t_{CDR} | Chip Deselect to Data Retention Time | | 0 | | | ns |
| t_R^\dagger | Operation Recovery Time | | t_{RC}^{\S} | | | ns |

* $T_A = +25^\circ C$

$\S t_{RC}$ = Read Cycle Time

\dagger This parameter is guaranteed but not tested.

DATA RETENTION WAVEFORM



POWER DISSIPATION CHARACTERISTICS VS. SPEED

| Symbol | Parameter | Temperature Range | -15 | -20 | -25 | -35 | -45 | -55 | -70 | Unit |
|--------|-----------|-------------------|----------------------------|------------|-----|-----|-----|-----|-----|------|
| | | I_{CC} | Dynamic Operating Current* | Commercial | 220 | 185 | 180 | N/A | N/A | |
| | | Industrial | N/A | 190 | 185 | 175 | N/A | N/A | N/A | mA |
| | | Military | N/A | 200 | 195 | 185 | 175 | 170 | 165 | mA |


* $V_{CC} = 5.5V$. Tested with outputs open. $f = \text{Max}$. Switching inputs are 0V and 3V. $\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$.

AC ELECTRICAL CHARACTERISTICS—READ CYCLE


($V_{CC} = 5V \pm 10\%$, All Temperature Ranges)⁽²⁾

| Sym. | Parameter | -15 | | -20 | | -25 | | -35 | | -45 | | -55 | | -70 | | Unit |
|-----------|----------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{RC} | Read Cycle Time | 15 | | 20 | | 25 | | 35 | | 45 | | 55 | | 70 | | ns |
| t_{AA} | Address Access Time | | 15 | | 20 | | 25 | | 35 | | 45 | | 55 | | 70 | ns |
| t_{AC} | Chip Enable Access Time | | 15 | | 20 | | 25 | | 35 | | 45 | | 55 | | 70 | ns |
| t_{OH} | Output Hold from Address Change | 3 | | 3 | | 3 | | 3 | | 3 | | 3 | | 3 | | ns |
| t_{LZ} | Chip Enable to Output in Low Z | 3 | | 3 | | 3 | | 3 | | 3 | | 3 | | 3 | | ns |
| t_{HZ} | Chip Disable to Output in High Z | | 8 | | 9 | | 11 | | 15 | | 20 | | 25 | | 30 | ns |
| t_{OE} | Output Enable Low to Data Valid | | 7 | | 9 | | 10 | | 15 | | 20 | | 25 | | 30 | ns |
| t_{OLZ} | Output Enable Low to Low Z | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| t_{OHZ} | Output Enable High to High Z | | 7 | | 9 | | 10 | | 15 | | 20 | | 25 | | 30 | ns |
| t_{PU} | Chip Enable to Power Up Time | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| t_{PD} | Chip Disable to Power Down Time | | 15 | | 20 | | 25 | | 35 | | 45 | | 55 | | 70 | ns |


TIMING WAVEFORM OF READ CYCLE NO. 1 (\overline{OE} CONTROLLED)⁽⁵⁾



TIMING WAVEFORM OF READ CYCLE NO. 2 (ADDRESS CONTROLLED)^(5,6)



TIMING WAVEFORM OF READ CYCLE NO. 3 ($\overline{\text{CE}}$ CONTROLLED)^(5,7)



Notes:


1. Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
3. Transient inputs with V_{il} and I_{il} not more negative than -2.0V and -100mA , respectively, are permissible for pulse widths up to 20 ns.
4. This parameter is sampled and not 100% tested.
5. $\overline{\text{WE}}$ is HIGH for READ cycle.
6. $\overline{\text{CE}}$ is LOW and $\overline{\text{OE}}$ is LOW for READ cycle.
7. ADDRESS must be valid prior to, or coincident with $\overline{\text{CE}}$ transition LOW.
8. Transition is measured $\pm 200\text{ mV}$ from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.
9. Read Cycle Time is measured from the last valid address to the first transitioning address.

AC CHARACTERISTICS—WRITE CYCLE


($V_{CC} = 5V \pm 10\%$, All Temperature Ranges)⁽²⁾

| Sym. | Parameter | -15 | | -20 | | -25 | | -35 | | -45 | | -55 | | -70 | | Unit |
|----------|----------------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|
| | | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | |
| t_{WC} | Write Cycle Time | 15 | | 20 | | 25 | | 35 | | 45 | | 55 | | 70 | | ns |
| t_{CW} | Chip Enable Time to End of Write | 12 | | 14 | | 18 | | 22 | | 30 | | 35 | | 40 | | ns |
| t_{AW} | Address Valid to End of Write | 12 | | 14 | | 16 | | 20 | | 25 | | 35 | | 40 | | ns |
| t_{AS} | Address Set-up Time | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| t_{WP} | Write Pulse Width | 12 | | 14 | | 16 | | 22 | | 25 | | 30 | | 35 | | ns |
| t_{AH} | Address Hold Time | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| t_{DW} | Data Valid to End of Write | 9 | | 11 | | 13 | | 15 | | 20 | | 25 | | 30 | | ns |
| t_{DH} | Date Hold Time | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | | ns |
| t_{WZ} | Write Enable to Output in High Z | | 8 | | 10 | | 11 | | 15 | | 18 | | 25 | | 30 | ns |
| t_{OW} | Output Active from End of Write | 3 | | 3 | | 3 | | 5 | | 5 | | 5 | | 5 | | ns |

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED)^(10,11)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{\text{CE}}$ CONTROLLED)⁽¹⁰⁾



Notes:

10. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be LOW for WRITE cycle.
 11. $\overline{\text{OE}}$ is LOW for this WRITE cycle to show t_{WZ} and t_{OW} .
 12. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains

- in a high impedance state
 13. Write Cycle Time is measured from the last valid address to the first transitioning address.

AC TEST CONDITIONS

| | |
|-------------------------------|---------------------|
| Input Pulse Levels | GND to 3.0V |
| Input Rise and Fall Times | 3ns |
| Input Timing Reference Level | 1.5V |
| Output Timing Reference Level | 1.5V |
| Output Load | See Figures 1 and 2 |

TRUTH TABLE

| Mode | \overline{CE} | \overline{OE} | \overline{WE} | I/O | Power |
|---------------------------|-----------------|-----------------|-----------------|------------------|---------|
| Standby | H | X | X | High Z | Standby |
| Standby | X | X | X | High Z | Standby |
| D _{OUT} Disabled | L | H | H | High Z | Active |
| Read | L | L | H | D _{OUT} | Active |
| Write | L | X | L | High Z | Active |




Figure 1. Output Load




Figure 2. Thevenin Equivalent

* including scope and test fixture.

Note:

Because of the ultra-high speed of the P4C1049, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V_{CC} and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between V_{CC} and ground. To avoid


signal reflections, proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116Ω resistor must be used in series with D_{OUT} to match 166Ω (Thevenin Resistance).

ORDERING INFORMATION

| <u>P4C1049</u> | <u>L</u> — | <u>xx</u> | <u>x</u> | <u>x</u> | | | | | |
|----------------|------------|-----------|----------|------------|--|--|--|--|---|
| Device Type | Low Power | Speed | Package | Processing | | | | | |
| | | | | | C 0°C to +70°C | | | | |
| | | | | | I -40°C to +85°C | | | | |
| | | | | | M -55°C TO +125°C | | | | |
| | | | | | MB Mil. Temp with MIL-STD-883 Class B Compliance | | | | |
| | | | | | | | | J SOJ | |
| | | | | | | | | L36 36-Pin Ceramic LCC (452 x 920 mil) | |
| | | | | | | | | FS36 36-Pin Solder Seal Flat Pack | |
| | | | | | | | | 15, 20, 25, 35, 45, 55, 70 ns | |
| | | | | | | | | | Low Power Designation (L=Low Power; Blank=None) |
| | | | | | | | | | [Military Temperature Only] |
| | | | | | 512K x 8 SRAM | | | | |


| | | |
|--------|-------------|--------|
| Pkg # | FS-4 | |
| # Pins | 36 | |
| Symbol | Min | Max |
| A | 0.089 | 0.125 |
| b | 0.015 | 0.019 |
| c | 0.003 | 0.007 |
| D | 0.910 | 0.930 |
| E | 0.505 | 0.515 |
| E1 | - | 0.530 |
| E2 | 0.385 | 0.395 |
| E3 | 0.055 | 0.065 |
| e | 0.050 BSC | |
| L | 0.300 | 0.350 |
| Q | 0.015 | 0.038 |
| S | - | 0.045 |
| M | - | 0.0015 |
| N | 36 | |

SOLDER SEAL FLATPACK




| | | |
|--------|-----------|-------|
| Pkg # | J9 | |
| # Pins | 36 | |
| Symbol | Min | Max |
| A | 0.130 | 0.145 |
| A1 | 0.082 | - |
| b | 0.015 | 0.020 |
| C | 0.007 | 0.013 |
| D | 0.920 | 0.930 |
| e | 0.050 BSC | |
| E | 0.435 | 0.445 |
| E1 | 0.395 | 0.405 |
| E2 | 0.370 BSC | |
| Q | 0.045 | 0.055 |

SOJ SMALL OUTLINE IC PACKAGE



| | | |
|--------|------------|------------|
| Pkg # | L11 | |
| # Pins | 36 | |
| Symbol | Min | Max |
| A | 0.080 | 0.100 |
| A1 | 0.054 | 0.066 |
| B | 0.022 | 0.028 |
| D | 0.910 | 0.930 |
| D1 | 0.840 | 0.860 |
| E | 0.445 | 0.460 |
| e | .050 BSC | |
| L | .100 TYP | |
| L2 | 0.115 | 0.135 |
| P | - | 0.006 |
| R | .009 TYP | |

RECTANGULAR LEADLESS CHIP CARRIER



REVISIONS

| | | | |
|-------------------------|-------------------|--|------------------------------|
| DOCUMENT NUMBER: | | SRAM128 | |
| DOCUMENT TITLE: | | P4C1049 / P4C1049L HIGH SPEED 512K x 8 STATIC CMOS RAM | |
| REV. | ISSUE DATE | ORIG. OF CHANGE | DESCRIPTION OF CHANGE |
| OR | Oct-05 | JDB | New Data Sheet |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |