

P4C1041

HIGH SPEED 256K x 16 (4 MEG)

STATIC CMOS RAM

FEATURES

- High Speed (Equal Access and Cycle Times)
 - 10/12/15/20 ns (Commercial)
 - 12/15/20 ns (Industrial)
- Low Power
- Single 5.0V \pm 10% Power Supply
- 2.0V Data Retention
- Easy Memory Expansion Using \overline{CE} and \overline{OE} Inputs
- Fully TTL Compatible Inputs and Outputs
- Advanced CMOS Technology
- Fast t_{OE}
- Automatic Power Down when deselected
- Packages
 - 44-Pin SOJ, TSOP II

DESCRIPTION


The P4C1041 is a 262,144 words by 16 bits high-speed CMOS static RAM. The CMOS memory requires no clocks or refreshing, and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single 5.0V \pm 10% tolerance power supply.

Access times as fast as 10 nanoseconds permit greatly enhanced system operating speeds. CMOS is utilized to reduce power consumption to a low level. The P4C1041 is a member of a family of PACE RAM™ products offering fast access times.


The P4C1041 device provides asynchronous operation with matching access and cycle times. Memory locations are specified on address pins A_0 to A_{17} . Reading is accomplished by device selection (\overline{CE}) and output enabling (\overline{OE}) while write enable (\overline{WE}) remains HIGH. By presenting the address under these conditions, the data in the addressed memory location is presented on the data input/output pins. The input/output pins stay in the HIGH Z state when either \overline{CE} or \overline{OE} is HIGH or \overline{WE} is LOW.

Package options for the P4C1041 include 44-pin SOJ and TSOP packages.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V_{CC}	Power Supply Pin with Respect to GND	-0.5 to +7.0	V
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to $V_{CC} + 0.5$	V
T_A	Operating Temperature	-55 to +125	°C

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade(2)	Ambient Temperature	GND	V_{CC}
Industrial	-40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

Symbol	Parameter	Value	Unit
T_{BIAS}	Temperature Under Bias	-55 to +125	°C
T_{STG}	Storage Temperature	-65 to +150	°C
I_{OUT}	DC Output Current	20	mA

CAPACITANCES⁽⁴⁾

$V_{CC} = 5.0V$, $T_A = 25^\circ C$, $f = 1.0MHz$

Symbol	Parameter	Conditions	Typ.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	8	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	8	pF

DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage⁽²⁾

Symbol	Parameter	Test Conditions	P4C1041		Unit
			Min	Max	
V_{IH}	Input High Voltage		2.2	$V_{CC} + 0.5$	V
V_{IL}	Input Low Voltage		-0.5 ⁽³⁾	0.8	V
V_{OL}	Output Low Voltage (TTL Load)	$I_{OL} = +8\text{ mA}$, $V_{CC} = \text{Min.}$		0.4	V
V_{OH}	Output High Voltage (TTL Load)	$I_{OH} = -4\text{ mA}$, $V_{CC} = \text{Min.}$	2.4		V
I_U	Input Leakage Current	$V_{CC} = \text{Max.}$ $V_{IN} = \text{GND to } V_{CC}$	-2	+2	µA
I_{LO}	Output Leakage Current	$V_{CC} = \text{Max.}$, $\overline{CE} = V_{IH}$, $V_{OUT} = \text{GND to } V_{CC}$	-1	+1	µA
I_{SB}	Standby Power Supply Current (TTL Input Levels)	$\overline{CE} \geq V_{IH}$ $V_{CC} = \text{Max.}$, $f = \text{Max.}$, Outputs Open $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$	—	40	mA
I_{SB1}	Standby Power Supply Current (CMOS Input Levels)	$\overline{CE} \geq V_{CC} - 0.2V$ $V_{CC} = \text{Max.}$, $f = 0$, Outputs Open $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$	—	6	mA

POWER DISSIPATION CHARACTERISTICS VS. SPEED

Symbol	Parameter	Temperature Range	-10	-12	-15	-20	Unit
I _{CC}	Dynamic Operating Current*	Commercial	240	210	190	170	mA
		Industrial	N/A	240	210	190	mA

*V_{CC} = 3.6V. Tested with outputs open. f = Max. Switching inputs are 0V and 3V. $\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$.


AC ELECTRICAL CHARACTERISTICS—READ CYCLE

(V_{CC} = 3.3V ± 0.3V, All Temperature Ranges)⁽²⁾


Sym.	Parameter	-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{RC}	Read Cycle Time	10		12		15		20		ns
t _{AA}	Address Access Time		10		12		15		20	ns
t _{AC}	Chip Enable Access Time		10		12		15		20	ns
t _{OH}	Output Hold from Address Change	3		3		3		3		ns
t _{LZ}	Chip Enable to Output in Low Z	3		3		3		3		ns
t _{HZ}	Chip Disable to Output in High Z		5		6		7		8	ns
t _{OE}	Output Enable Low to Data Valid		5		6		7		8	ns
t _{OLZ}	Output Enable Low to Low Z	0		0		0		0		ns
t _{OHZ}	Output Enable High to High Z		5		6		7		8	ns
t _{PU}	Chip Enable to Power Up Time	0		0		0		0		ns
t _{PD}	Chip Disable to Power Down Time		10		12		15		20	ns
t _{BE}	Byte Enable to Data Valid		5		6		7		8	ns
t _{LZBE}	Byte Enable to Low Z	0		0		0		0		ns
t _{HZBE}	Byte Disable to High Z		6		6		7		8	ns

AC CHARACTERISTICS—WRITE CYCLE $(V_{CC} = 3.3V \pm 0.3V, \text{ All Temperature Ranges})^{(2)}$


Sym.	Parameter	-10		-12		-15		-20		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t_{WC}	Write Cycle Time	10		12		15		20		ns
t_{CW}	Chip Enable Time to End of Write	7		8		10		10		ns
t_{AW}	Address Valid to End of Write	7		8		10		10		ns
t_{AS}	Address Set-up Time to Write Start	0		0		0		0		ns
t_{WP}	Write Pulse Width	7		8		10		10		ns
t_{AH}	Address Hold Time	0		0		0		0		ns
t_{DW}	Data Valid to End of Write	5		6		7		8		ns
t_{DH}	Data Hold Time	0		0		0		0		ns
t_{WZ}	Write Enable to Output in High Z		5		6		7		8	ns
t_{OW}	Output Active from End of Write	5		5		0		0		ns
t_{LZWE}	\overline{WE} High to Low Z	3		3		3		3		ns
t_{BW}	Byte Enable to End of Write	7		8		10		10		ns

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{CE} CONTROLLED)

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{\text{BLE}}$ OR $\overline{\text{BHE}}$ CONTROLLED)



TIMING WAVEFORM OF WRITE CYCLE NO. 3 ($\overline{\text{WE}}$ CONTROLLED, $\overline{\text{OE}}$ LOW)



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Thevenin Equivalent

* including scope and test fixture.

Note:

Because of the ultra-high speed of the P4C1041, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V_{CC} and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between V_{CC} and ground. To avoid

signal reflections, proper termination must be used; for example, a 50 Ω test environment should be terminated into a 50 Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116 Ω resistor must be used in series with D_{OUT} to match 166 Ω (Thevenin Resistance).

TRUTH TABLE


Mode	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	$\overline{\text{BLE}}$	$\overline{\text{BHE}}$	I/O ₀ - I/O ₇	I/O ₈ - I/O ₁₅	Power
Power-down	H	X	X	X	X	High Z	High Z	Standby
Read All Bits	L	L	H	L	L	D_{OUT}	D_{OUT}	Active
Read Lower Bits Only	L	L	H	L	H	D_{OUT}	High Z	Active
Read Upper Bits Only	L	L	H	H	L	High Z	D_{OUT}	Active
Write All Bits	L	X	L	L	L	D_{IN}	D_{IN}	Active
Write Lower Bits Only	L	X	L	L	H	D_{IN}	High Z	Active
Write Upper Bits Only	L	X	L	H	L	High Z	D_{IN}	Active
Selected, Outputs Disabled	L	H	H	X	X	High Z	High Z	Active

ORDERING INFORMATION

<u>P4C1041</u>	—	<u>xx</u>	<u>x</u>	<u>x</u>	
Device Type		Speed	Package	Processing	
					C 0°C to +70°C
					I -40°C to +85°C
					J Plastic SOJ, 400 Mil
					T Plastic TSOP II
					10, 12, 15, 20 ns
					256K x 16 SRAM

Pkg #	J8	
# Pins	44 (400 mil)	
Symbol	Min	Max
A	0.128	0.148
A1	0.082	-
b	0.013	0.023
C	0.007	0.013
D	1.120	1.130
e	0.050 BSC	
E	0.435	0.445
E1	0.395	0.405
E2	0.370 BSC	
Q	0.025	-

SOJ SMALL OUTLINE IC PACKAGE



Pkg #	T2	
# Pins	44	
Symbol	Min	Max
A	0.039	0.047
A ₂	0.033	0.045
b	0.012	0.016
D	0.396	0.404
E	0.721	0.729
e	0.0315 BSC	
H _D	0.462	0.470

TSOP II THIN SMALL OUTLINE PACKAGE

