





# CEM8912

March 1998

## Dual N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- 30V, 7A,  $R_{DS(ON)}=28m\Omega$  @  $V_{GS}=10V$ .  
 $R_{DS(ON)}=45m\Omega$  @  $V_{GS}=4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- Surface Mount Package.



5

### ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous <sup>a</sup> @ $T_J=125^\circ\text{C}$ -Pulsed <sup>b</sup>	$I_D$	$\pm 7$	A
	$I_{DM}$	$\pm 30$	A
Drain-Source Diode Forward Current <sup>a</sup>	$I_S$	2.3	A
Maximum Power Dissipation <sup>a</sup>	PD	2	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient <sup>a</sup>	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
--	-----------------	------	--------------------

# CEM8912

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C unless otherwise noted)

5

Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	30			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V			±100	nA
<b>ON CHARACTERISTICS<sup>b</sup></b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1	1.5	3	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =7.0A		24	28	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =3.5A		33	45	mΩ
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>DS</sub> =5V, V <sub>GS</sub> =10V	20			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =15V, I <sub>D</sub> =7A	5	10		S
<b>DYNAMIC CHARACTERISTICS<sup>c</sup></b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V f=1.0MHz		708	920	pF
Output Capacitance	C <sub>OSS</sub>			355	460	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			89	120	pF
<b>SWITCHING CHARACTERISTICS<sup>c</sup></b>						
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>D</sub> =25V, I <sub>D</sub> =1A, V <sub>GS</sub> =10V, R <sub>GEN</sub> =6Ω R <sub>L</sub> =25Ω		8	15	ns
Rise Time	t <sub>r</sub>			14	20	ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>			25	55	ns
Fall Time	t <sub>f</sub>			15	28	ns
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =15V, I <sub>D</sub> =2A, V <sub>GS</sub> =10V		45	50	nC
Gate-Source Charge	Q <sub>gs</sub>			5		nC
Gate-Drain Charge	Q <sub>gd</sub>			9		nC

# CEM8912

## ELECTRICAL CHARACTERISTICS ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS<sup>b</sup></b>						
Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0V, I_S = 2.3A$		0.7	1.2	V

5

### Notes

- a. Surface Mounted on FR4 Board,  $t \leq 10\text{sec}$ .
- b. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- c. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Drain Current and Temperature

# CEM8912

5




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

# CEM8912




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

5




Figure 13. Normalized Thermal Transient Impedance Curve