💊 National Semiconductor

# LMC8101 Rail-to-Rail Input and Output, 2.7V Op Amp in micro SMD package with Shutdown

# **General Description**

The LMC8101 is a Rail-to-Rail Input and Output high performance CMOS operational amplifier. The LMC8101 is ideal for low voltage (2.7V to 10V) applications requiring Rail-to-Rail inputs and output. The LMC8101 is supplied in the die sized micro SMD as well as the 8 pin MSOP packages. The micro SMD package requires 75% less board space as compared to the SOT23-5 package. The LMC8101 is an upgrade to the industry standard LMC7101.

The LMC8101 incorporates a simple user controlled methodology for shutdown. This allows ease of use while reducing the total supply current to 1nA typical. This extends battery life where power saving is mandated. The shutdown input threshold can be set relative to either V<sup>+</sup> or V<sup>-</sup> using the SL pin (see Application Note section for details).

Other enhancements include improved offset voltage limit. three times the output current drive and lower 1/f noise when compared to the industry standard LMC7101 Op Amp. This makes the LMC8101 ideal for use in many battery powered, wireless communication and Industrial applications.


# Features

 $V_{S}$  = 2.7V,  $T_{A}$  = 25°C,  $R_{L}$  to V<sup>+</sup>/2, Typical values unless specified.

September 1999

Rail-to-Rail Inputs Rail-to-Rail Output Within 35mV of Supplies (R<sub>L</sub> =2k $\Omega$ ) Swing Packages Offered: micro SMD package 1.39mm x 1.41mm MSOP package 3.0mm x 4.9mm Low Supply Current <1mA (max) Shutdown Current 1µA (max) Versatile Shutdown feature 10µs turn-on Output Short Circuit Current 10mA Offset Voltage ±5 mV (max) Gain-Bandwidth 1MHz Supply Voltage Range 2.7V-10V THD 0.18% 36 nV Voltage Noise √Hz Applications

- Portable Communication (voice, data)
- Cellular Phone Power Amp Control Loop
- Buffer AMP Active Filters
- Battery Sense
- VCO Loop



# **Top View**

© 1999 National Semiconductor Corporation DS101240 www.national.com

ś

Inverting Input

Non-Inverting

DS101240-80

LMC8101 Rail-to-Rail Input and Output, 2.7V Op Amp in micro SMD package with Shutdown

Ordering Information					
Package	Ordering Information	NSC Drawing Number	Package Marking	Supplied As	
micro SMD	LMC8101BP	BPA08EFB	A	250 Units Tape and Reel	
	LMC8101BPX	DPAUGEFD	2	3k Units Tape and Reel	
	LMC8101MM	1MM MILLA CO.A	A11	1k Units Tape and Reel	
8-Pin MSOP	LMC8101MMX	MUA08A	ATT	3.5k Units Tape and Reel	

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance	2KV (Note 2) 200V (Note 13)
V <sub>IN</sub> differential	+/-Supply Voltage
Output Short Circuit Duration	(Notes 3, 11)
Supply Voltage (V <sup>+</sup> – V <sup>-</sup> )	12V
Voltage at Input/Output pins	V <sup>+</sup> +0.8V, V <sup>-</sup> -0.8V
Current at Input Pin	+/-10mA
Current at Output Pin	
(Notes 3, 12)	+/-80mA
Current at Power Supply pins	+/-80mA

Storage Temperature Range	–65°C to +150°C
Junction Temperature(Note 4)	+150°C
Soldering Information	
Infrared or Convection (20 sec.)	235°C
Wave Soldering (10 sec.)	260°C

# Operating Ratings (Note 1)

Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	2.7V to 10V
Junction Temperature Range (Note 4)	–40°C to +85°C
Package Thermal Resistance ( $\theta_{JA}$ ) (Note 4	.)
micro SMD	220°C/W
MSOP pkg. 8 pin Surface Mount	230°C/W

# 2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 M\Omega$  to  $V^+/2$ . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	Limit (Note 6)	Units
V <sub>os</sub>	Input Offset Voltage		±0.70	±5 <b>±7</b>	mV max
TCVos	Input Offset Voltage Average Drift		4		µV/°C
I <sub>B</sub>	Input Bias Current	(Note 7)	±1	±64	pA max
l <sub>os</sub>	Input Offset Current		0.5	32	pA max
R <sub>in CM</sub>	Input Common Mode Resistance		10		GΩ
C <sub>in CM</sub>	Input Common Mode Capacitance		10		pF
CMRR	Common Mode Rejection Ratio	0V < = V <sub>CM</sub> < = 2.7V	78	60	dB
		$V_{\rm S} = 3V$ $0V < = V_{\rm CM} < = 3V$	78	64 <b>60</b>	min
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = 2.7V to 3V	57	50 <b>48</b>	dB min
CMVR Input Co	Input Common-Mode Voltage Range	$V_{S} = 2.7V$ CMRR > = 50dB	0.0	0.0	V max
			3.0	2.7	V min
		$V_{\rm S} = 3V$ CMRR > = 50dB	-0.2	-0.1	V max
			3.2	3.1	V min
A <sub>VOL</sub>	Large Signal Voltage Gain	Sourcing $R_L = 2k\Omega$ to V <sup>+</sup> /2 $V_O = 1.35V$ to 2.45V	3162	1000 562	V/V
		Sinking $R_L = 2k\Omega$ to V <sup>+</sup> /2 $V_O = 1.35V$ to 0.25V	3162	804 <b>562</b>	min
		Sourcing $R_L = 10k\Omega$ to V <sup>+</sup> /2 $V_O = 1.35V$ to 2.65V	4000	1778 <b>1000</b>	V/V
		Sinking $R_L = 10k\Omega$ to V <sup>+</sup> /2 $V_{\Omega} = 1.35V$ to 0.05V	4000	1778 <b>1000</b>	min

Symbol	Parameter	Conditions	Typ (Note 5)	Limit (Note 6)	Units
Vo	Output Swing High	$R_L = 2k\Omega$ to V <sup>+</sup> /2 V <sub>ID</sub> = 100mV	2.67	2.64 <b>2.62</b>	V min
		$R_L = 10k\Omega$ to V <sup>+</sup> /2 V <sub>ID</sub> = 100mV	2.69	2.68 <b>2.67</b>	V min
	Output Swing Low	$R_{L} = 2k\Omega \text{ to } V^{+}/2$ $V_{ID} = -100\text{mV}$	32	100 <b>150</b>	mV max
		$R_L = 10k\Omega$ to V <sup>+</sup> /2 V <sub>ID</sub> = -100mV	10	30 <b>70</b>	mV max
sc	Output Short Circuit Current	Sourcing to V <sup>+</sup> /2 V <sub>ID</sub> = 100mV (Note 11)	20	14 6	mA min
		Sinking to V <sup>+</sup> /2 V <sub>ID</sub> = $-100$ mV (Note 11)	10	5 <b>4</b>	mA min
s	Supply Current	No load, normal operation	0.70	1.0 <b>1.2</b>	mA max
		Shutdown mode	0.001	1	μA max
T <sub>on</sub>	Shutdown Turn-on time	(Note 9)	10	15	μs
T <sub>off</sub>	Shutdown Turn-off time	(Note 9)	1		μs
in	"SL" and "SD" Input Current		±1	±64	pA max
SR	Slew Rate (Note 8)	$A_V = +1, R_L = 10k\Omega$ to V <sup>+</sup> /2 V <sub>I</sub> = 1V <sub>PP</sub>	1	0.8	V/µs min
lu la	Unity Gain-Bandwidth	$V_I = 10 \text{mV}, R_L = 2 \text{k}\Omega \text{ to V}^+/2$	750		KHz
GBW	Gain Bandwidth Product	f = 100KHz	1		MHz
ə <sub>n</sub>	Input-Referred Voltage Noise	$f = 10 KHz, R_S = 50 \Omega$	36		nV √Hz
n	Input-Referred Current Noise	f = 10KHz	1.5		$\frac{fA}{\sqrt{Hz}}$
THD	Total Harmonic Distortion	f = 1KHz, AV = +1, V <sub>O</sub> = 2.2Vpp, R <sub>L</sub> = 600Ω to V <sup>+</sup> /2	0.18		%

+/-5V Electrical Characteristics Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ , V<sup>+</sup> =5V, V<sup>-</sup> = -5V, V<sub>CM</sub> = V<sub>O</sub> = 0V, and R<sub>L</sub> > 1 M $\Omega$  to gnd. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	Limit (Note 6)	Units
Vos	Input Offset Voltage		±0.7	±5	mV
				±7	max
TCV <sub>os</sub>	Input Offset Voltage Average Drift		4		µV/°C
I <sub>B</sub>	Input Bias Current	(Note 7)	±1	±64	pА
					max
l <sub>os</sub>	Input Offset Current		0.5	32	pА
					max
R <sub>in CM</sub>	Input Common Mode Resistance		10		GΩ
C <sub>in CM</sub>	Input Common Mode Capacitance		10		pF
CMRR	Common-Mode Rejection Ratio	$-5V < = V_{CM} < = 5V$	87	70	dB
				67	min

Symbol	Parameter	Conditions	Typ (Note 5)	Limit (Note 6)	Units
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ = 5V to 10V	80	76 <b>72</b>	dB min
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50 dB	-5.3	-5.2 <b>-5.0</b>	V max
			5.3	5.2 <b>5.0</b>	V min
A <sub>VOL</sub>	Large Signal Voltage Gain	Sourcing $R_L = 600\Omega$ $V_O = 0V$ to 4V	34.5	17.8 <b>10</b>	V/mV
		Sinking $R_L = 600\Omega$ $V_O = 0V$ to $-4V$	34.5	17.8 <b>3.16</b>	min
		Sourcing $R_L = 2k\Omega$ $V_O = 0V$ to 4.6V	138	31.6 <b>17.8</b>	V/mV
		Sinking $R_L = 2k\Omega$ $V_O = 0V$ to -4.6V	138	31.6 <b>10</b>	min
Vo	Output Swing High	$R_L = 600\Omega$ $V_{ID} = 100mV$	4.73	4.60 <b>4.54</b>	V min
		$R_L = 2k\Omega$ $V_{ID} = 100mV$	4.90	4.85 <b>4.83</b>	V min
	Output Swing Low	$R_{L} = 600\Omega$ $V_{ID} = -100 \text{mV}$	-4.85	-4.75 <b>-4.65</b>	V max
		$R_{L} = 2k\Omega$ $V_{ID} = -100mV$	-4.95	4.90 <b>-4.84</b>	V max
I <sub>sc</sub>	Output Short Circuit Current	Sourcing, V <sub>ID</sub> = 100mV (Note 3),(Note 11)	49	30 <b>25</b>	mA min
		Sinking, V <sub>ID</sub> = -100mV (Note 3),(Note 11)	90	60 <b>52</b>	mA min
Is	Supply Current	No load, normal operation	1.1	1.7 <b>1.9</b>	mA max
		Shutdown mode	0.001	1	μΑ
T <sub>on</sub>	Shutdown Turn-on time	(Note 9)	10	15	μs
T <sub>off</sub>	Shutdown Turn-off time	(Note 9)	1		μs
l <sub>in</sub>	"SL" and "SD" Input Current		±1	±64	pA max
SR	Slew Rate (Note 8)	$A_V = +10, R_L = 10k\Omega,$ $V_O = 10Vpp, C_L = 1000pF$	1.2		V/µs
f <sub>u</sub>	Unity Gain-Bandwidth	$V_{I} = 10mV$ $R_{L} = 2k\Omega$	840		KHz
GBW	Gain Bandwidth Product	f = 10KHz	1.3		MHz
e <sub>n</sub>	Input-Referred Voltage Noise	f = 10KHz, $R_s = 50\Omega$	33		nV √Hz
i <sub>n</sub>	Input-Referred Current Noise	f = 10KHz	1.5		$\frac{fA}{\sqrt{Hz}}$
THD	Total Harmonic Distortion	f = 10KHz, AV = +1, V <sub>O</sub> =8Vpp, R <sub>L</sub> = 600Ω	0.2		%

## +/-5V Electrical Characteristics (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. Note 2: Human body model, 1.5kΩ in series with 100pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C. Output currents in excess of 40mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: Positive current corresponds to current flowing into the device.

Note 8: Slew rate is the slower of the rising and falling slew rates.

Note 9: Shutdown Turn-on and Turn-off times are defined as the time required for the output to reach 90% and 10%, respectively, of its final peak to peak swing when set for Rail to Rail output swing with a 100KHz sine wave,  $2K\Omega$  load, and  $A_V = +10$ .

Note 10: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

Note 11: Short circuit test is a momentary test. See Note 12.

Note 12: Output short circuit duration is infinite for  $V_S < 6V$ . Otherwise, extended period output short circuit may damage the device. Note 13: machine Model.  $\Omega\Omega$  in series with 2000F.


Note 13: machine Wodel, 022 in series with 2

## **Application Notes**

#### Shutdown features:

The LMC8101 is capable of being turned off in order to conserve power. Once in shutdown, the device supply current is drastically reduced (1 $\mu$ A maximum) and the output will be "Tri-stated".

The shutdown feature of the LMC8101 is designed for flexibility. The threshold level of the SD input can be referenced to either V<sup>-</sup> or V<sup>+</sup> by setting the level on the SL input. When the SL input is connected to V , the SD threshold level is referenced to V<sup>-</sup> and vice versa. This threshold will be about 1.5V from the supply tied to the SL pin. So, for this example, the device will be in shutdown as long as the SD pin voltage is within 1V of V<sup>-</sup>. In order to ensure that the device would not "chatter" between active and shutdown states, hysteresis is built into the SD pin transition (see Figure 1 for an illustration of this feature). The shutdown threshold and hysteresis level are independent of the supply voltage. Figure 1 illustration applies equally well to the case when SL is tied to V<sup>+</sup> and the horizontal axis is referenced to V<sup>+</sup> instead. The SD pin should not be set within the voltage range from 1.1V to 1.9V of the selected supply voltage since this is a transition region and the device status will be undetermined.



*Table 1*, below, summarizes the status of the device when the SL and SD pins are connected directly to  $V^-$  or  $V^+$ :

TABLE <sup>2</sup>	1.	LMC8101	Status	Summarv
--------------------	----	---------	--------	---------

SL	SD	LMC8101 Status
V <sup>-</sup>	V-	Shutdown
V-	V+	Active
V+	V+	Shutdown
V+	V-	Active

In case shutdown operation is not needed, as can be seen in Table 1, the two pins SL and SD can simply be connected to opposite supply nodes to achieve "Active" operation. The SL and SD should always be tied to a node; if left unconnected, these high impedance inputs will float to an undetermined state and the device status will be undetermined as well.

With the device in shutdown, once "Active" operation is initiated, there will be a finite amount of time required before the device output is settled to its final value. This time is less than 15µs. In addition, there may be some output spike during this time while the device is transitioning into a fully operational state. Some applications may be sensitive to this output spike and proper precautions should be taken in order to ensure proper operation at all times.

### Tiny Package:

The LMC8101 is available in the micro SMD package as well the 8 pin MSOP package. The micro SMD package requires approximately 1/4 the board area of a SOT23. This package is less than 1mm in height allowing it to be placed in absolute minimum height clearance areas such as cellular handsets, LCD panels, PCMCIA cards, etc. More information about the micro SMD package can be found at: http:// www.national.com/appinfo/microsmd.

# Application Notes (Continued)

### Conversion Boards:

In order to ease the evaluation of tiny packages such as the micro SMD, there is a conversion board (LMC8101CONV) available to board designers. This board converts a micro SMD device into an 8 pin DIP package (see *Figure 2*, Conversion Board Pin out diagram) for easier handling and evaluation. This board can be ordered from National Semiconductor by contacting http://www.national.com .




FIGURE 2. micro SMD Conversion Board pin-out

#### Increased Output Current:

Compared to the LMC7101, the LMC8101 has an improved output stage capable of up to three times larger output sourcing and sinking current. This improvement would allow a larger output voltage swing range compared to the LMC7101 when connected to relatively heavy loads. For lower supply voltages this is an added benefit since it increases the output swing range. For example, the LMC8101 can typically swing 2.5Vpp with 2mA sourcing and sinking output current (Vs = 2.7V) whereas the LMC7101 output swing would be limited to 1.9Vpp under the same conditions. Also, compared to the LMC7101 in the SOT23 package, the LMC8101 can dissipate more power because both the MSOP and the micro SMD packages have 40% better heat dissipation capability.

#### Lower 1/f noise:

The dominant input referred noise term for the LMC8101 is the input noise voltage. Input noise current for this device is of no practical significance unless the equivalent resistance it looks into is  $5M\Omega$  or higher.

The LMC8101's low frequency noise is significantly lower than that of the LMC7101. For example, at 10Hz, the input referred spot noise voltage density is 85 nV/Hz as compared to about 200nV/Hz for the LMC7101. Over a frequency range of 0.1Hz to 100Hz, the total noise of the LMC8101 will be approximately 60% less than that of the LMC7101.

#### Lower THD:

When connected to heavier loads, the LMC8101 has lower THD compared to the LMC7101. For example, with 5V supply at 10KHz and 2Vpp swing (Av = -2), the LMC8101 THD (0.2%) is 60% less than the LMC7101's. The LMC8101 THD can be kept below 0.1% with 3Vpp at the output for up to 10KHz (refer to the Typical Characteristics Plots).

### Improving the Cap load drive capability:

This can be accomplished in several ways:

Output resistive loading increase:

The Phase Margin increases with increasing load (refer to the Typical Characteristics Plots). When driving capacitive loads, stability can generally be improved by allowing some output current to flow through a load. For example, the cap load drive capability can be increased from 8200pF to 16000pF if the output load is increased from 5K $\Omega$  to 600 $\Omega$  (Av = +10, 25% overshoot limit, 10V supply).

Isolation resistor between output and cap load:


This resistor will isolate the feedback path (where excessive phase shift due to output capacitance can cause instability) from the capacitive load. With a 10V supply, a 100 $\Omega$  isolation resistor allows unlimited capacitive load without oscillation compared to only 300pF without this resistor (Av = +1).

#### Higher supply voltage:

Operating the LMC8101 at higher supply voltages allows higher cap load tolerance. At 10V, the LMC8101's low supply voltage cap load limit of 300pF improves to about 600pF (Av = +1).

Closed loop gain increase:

As with all Op Amps, the capacitive load tolerance of the LMC8101 increases with increasing closed loop gain. In applications where the load is mostly capacitive and the resistive loading is light, stability increases when the LMC8101 is operated at a closed loop gain larger than +1.



Typical Performance Characteristics  $V_{S}$  = 2.7V, Single Supply,  $V_{CM}$  = V<sup>+</sup>/2,  $T_{A}$  = 25°C unless

www.national.com

