February 2000




LMC555 CMOS Timer

General Description

The LMC555 is a CMOS version of the industry standard 555 series general purpose timers. In addition to the standard package (SOIC, MSOP, and MDIP) the LMC555 is also available in a chip sized package (8 Bump micro SMD) using National's micro SMD package technology. The LMC555 offers the same capability of generating accurate time delays and frequencies as the LM555 but with much lower power dissipation and supply current spikes. When operated as a one-shot, the time delay is precisely controlled by a single external resistor and capacitor. In the stable mode the oscillation frequency and duty cycle are accurately set by two external resistors and one capacitor. The use of National Semiconductor's LMCMOS[™] process extends both the frequency range and low supply capability.


Features

- Less than 1 mW typical power dissipation at 5V supply
- 3 MHz astable frequency capability
- 1.5V supply operating voltage guaranteed
- Output fully compatible with TTL and CMOS logic at 5V supply
- Tested to -10 mA, +50 mA output current levels
- Reduced supply current spikes during output transitions
- Extremely low reset, trigger, and threshold currents
- Excellent temperature stability
- Pin-for-pin compatible with 555 series of timers
- Available in 8 pin MSOP Package and 8-Bump micro SMD package



Block and Connection Diagrams

Top View



Top View (bump side down)

2000 National Somiconductor Conservation DOCCO


LMCMOS™ is a trademark of National Semiconductor Corp

© 2000 National Semiconductor Corporation DS008669

Ordering Information

Package	Temperature Range	Package Marking	Transport Media	NSC	
	Industrial -40°C to +85°C			Drawing	
8-LeadSmall Outline	LMC555CM	LMC555CM	Rails	- M08A	
(SO)	LMC555CMX	LMC555CM	2.5k Units Tape and Reel		
8-Lead Mini Small	LMC555CMM	ZC5	1k Units Tape and Reel	MUA08A	
Outline (MSOP)	LMC555CMMX	ZC5	3.5k Units Tape and Reel		
8-Lead Molded Dip (MDIP)	LMC555CN	LMC555CN	Rails	N08E	
8-Bump micro SMD	LMC555CBP	F1	250 Units Tape and Reel		
	LMC555CBPX	F1	3k Units Tape and Reel	BPA08EFB	
Metronome Circuit	LMC555CBPEVAL	N/A	N/A	N/A	

micro SMD Marking Orientation



Pin 1 Corner Pin 1 is identified by lower left corner with respect to the text. DS008669-23

Bumps are numbered counter-clockwise

Absolute Maximum Ratings (Notes 2, 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage, V ⁺	15V
Input Voltages, V _{TRIG} , V _{RES} , V _{CTRL} , V _{THRESH} Output Voltages, V _O , V _{DIS}	–0.3V to V _S + 0.3V 15V
Output Current I _O , I _{DIS}	100 mA
Storage Temperature Range	–65°C to +150°C
Soldering Information	
MDIP Soldering (10 seconds)	260°C
SOIC, MSOP Vapor Phase (60 sec)	215°C
SOIC, MSOP Infrared (15 sec)	220°C
Note: See AN-450 "Surface Mounting Methods a	nd Their Effect on Product

Note: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Operating Ratings(Notes 2, 3)

Termperature Range	–40°C to +85°C
Thermal Resistance (θ_{JA}) (Note 2)	
SO, 8-lead Small Outline	169°C/W
MSOP, 8-lead Mini Small	
Outline	225°C/W
MDIP, 8-lead Molded Dip	111°C/W
8-Bump micro SMD	220°C/W
Maximum Allowable Power Dissipation @25°C	
MDIP-8	1126mW
SO-8	740mW
MSOP-8	555mW
8 Bump micro SMD	568mW

Electrical Characteristics (Notes 1, 2)

Test Circuit, T = 25°C, all switches open, $\overline{\text{RESET}}$ to V_S unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
						(Limits)
I _S	Supply Current	V _S = 1.5V		50	150	
		$V_{\rm S} = 5V$		100	250	μA
		V _S = 12V		150	400	
V _{CTRL}	Control Voltage	V _S = 1.5V	0.8	1.0	1.2	
		$V_{S} = 5V$	2.9	3.3	3.8	V
		V _S = 12V	7.4	8.0	8.6	
V _{DIS}	Discharge Saturation	$V_{S} = 1.5V, I_{DIS} = 1 \text{ mA}$		75	150	mV
	Voltage	$V_{\rm S}$ = 5V, $I_{\rm DIS}$ = 10 mA		150	300	
V _{OL}	Output Voltage (Low)	$V_{\rm S}$ = 1.5V, $I_{\rm O}$ = 1 mA		0.2	0.4	
		$V_{\rm S} = 5V, I_{\rm O} = 8 \text{ mA}$		0.3	0.6	V
		$V_{\rm S}$ = 12V, $I_{\rm O}$ = 50 mA		1.0	2.0	
V _{он}	Output Voltage	$V_{\rm S}$ = 1.5V, $I_{\rm O}$ = -0.25 mA	1.0	1.25		V
	(High)	$V_{\rm S} = 5V, I_{\rm O} = -2 \text{ mA}$	4.4	4.7		
		$V_{\rm S} = 12V, I_{\rm O} = -10 \text{ mA}$	10.5	11.3		
V _{trig}	Trigger Voltage	V _S = 1.5V	0.4	0.5	0.6	V
		$V_{\rm S} = 12V$	3.7	4.0	4.3	
I _{trig}	Trigger Current	$V_{S} = 5V$		10		pА
V _{RES}	Reset Voltage	V _S = 1.5V (Note 4)	0.4	0.7).7 1.0 V	
		$V_{\rm S} = 12V$	0.4	0.75	1.1	v
I _{RES}	Reset Current	$V_{\rm S} = 5V$		10		pА
I _{thresh}	Threshold Current	$V_{\rm S} = 5V$		10		pА
I _{DIS}	Discharge Leakage	V _S = 12V		1.0	100	nA
t	Timing Accuracy	SW 2, 4 Closed				
		V _S = 1.5V	0.9	1.1	1.25	ms
		$V_{S} = 5V$	1.0	1.1	1.20	1115
		$V_{\rm S} = 12V$	1.0	1.1	1.25	
$\Delta t / \Delta V_S$	Timing Shift with Supply	$V_{\rm S} = 5V \pm 1V$		0.3		%/V
$\Delta t/\Delta T$	Timing Shift with	$V_{\rm S} = 5V$		75		ppm/°C
	Temperature	$-40^{\circ}C \le T \le +85^{\circ}C$				
f _A	Astable Frequency	SW 1, 3 Closed, V _S = 12V	4.0	4.8	5.6	kHz
MAX	Maximum Frequency	Max. Freq. Test Circuit, V _S = 5V		3.0		MHz
t _R , t _F	Output Rise and	Max. Freq. Test Circuit		15		ns
	Fall Times	$V_{s} = 5V, C_{L} = 10 \text{ pF}$				

LMC555

Electrical Characteristics (Notes 1, 2)

Test Circuit, T = 25°C, all switches open, RESET to V_S unless otherwise noted (Continued)

Symbol	Parameter	Conditions	Min	Тур	Мах	Units (Limits)
t _{PD}	Trigger Propagation Delay	V _S = 5V, Measure Delay from Trigger to Output		100		ns

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: See AN-450 for other methods of soldering surface mount devices, and also AN-1112 for micro SMD considerations.

Note 4: If the $\overline{\text{RESET}}$ pin is to be used at temperatures of -20°C and below V_S is required to be 2.0V or greater.

Note 5: For device pinout please refer to table 1




TABLE 1. Package	Pinout Names	s vs. Pin Function
------------------	--------------	--------------------

Pin Function	Package Pin numbers			
	8-Pin SO,MSOP, and MDIP	8-Bump micro SMD		
GND	1	7		
Trigger	2	6		
Output	3	5		
Reset	4	4		
Control Voltage	5	3		
Threshold	6	2		
Discharge	7	1		
V+	8	8		

Application Info

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 1). The external capacitor is initially held discharged by internal circuitry. Upon application of a negative trigger pulse of less than 1/3 Vs to the Trigger terminal, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.





FIGURE 1. Monostable (One-Shot)

The voltage across the capacitor then increases exponentially for a period of $t_H = 1.1 R_A C$, which is also the time that the output stays high, at the end of which time the voltage equals $2/3 V_{S}$. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 2 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing internal is independent of supply.



 $V_{CC} = 5V$ Top Trace: Input 5V/Div. TIME = 0.1 ms/Div. Middle Trace: Output 5V/Div. $R_A = 9.1 k\Omega$ Bottom Trace: Capacitor Voltage 2V/Div. $C = 0.01 \mu F$

FIGURE 2. Monostable Waveforms

Reset overrides Trigger, which can override threshold. Therefore the trigger pulse must be shorter than the desired t_H. The minimum pulse width for the Trigger is 20ns, and it is 400ns for the Reset. During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least 10µs before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal. The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not use, it is recommended that it be connected to V₊ to avoid any possibility of false triggering. Figure 3 is a nomograph for easy determination of RC values for various time delays.

Note: In monstable operation, the trigger should be driven high before the end of timing cycle.




FIGURE 3. Time Delay

ASTABLE OPERATION

If the circuit is connected as shown in Figure 4 (Trigger and Threshold terminals connected together) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.





FIGURE 4. Astable (Variable Duty Cycle Oscillator)

In this mode of operation, the capacitor charges and discharges between 1/3 $V_{\rm S}$ and 2/3 $V_{\rm S}.$ As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Figure 5 shows the waveform generated in this mode of operation.

Application Info (Continued)



 $V_{CC} = 5V$ TIME = 20 μ s/Div. Bottom Trace: Capacitor Voltage 1V/Div. $R_A = 3.9 k\Omega$ $R_B = 9k\Omega$ $C = 0.01 \mu F$

FIGURE 5. Astable Waveforms

The charge time (output high) is given by $t_1 = Ln2 (R_A + R_B)C$

 $t_2 = Ln2 (R_B)C$

Thus the total period is:

$$T = t_1 + t_2 = Ln2 (R_A + R_B)C$$

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2 R_B) C}$$

Figure 6 may be used for quick determination of these RC Values. The duty cycle, as a fraction of total period that the output is low, is:





FIGURE 6. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of Figure 1 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 7 shows the waveforms generated in a divide by three circuit.



Top Trace: Input 4V/Div. $V_{CC} = 5V$ TIME = 20 µs/Div. Middle Trace: Output 2V/Div. $R_A = 9.1 \ k\Omega$ Bottom Trace: Capacitor 2V/Div. $C = 0.01 \mu F$

FIGURE 7. Frequency Divider Waveforms

PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to the Control Voltage Terminal. Figure 8 shows the circuit, and in Figure 9 are some waveform examples.





FIGURE 8. Pulse Width Modulator



 $V_{CC} = 5V$ Top Trace: Modulation 1V/Div. TIME = 0.2 ms/Div. Bottom Trace: Output Voltage 2V/Div. $R_A = 9.1 \ k\Omega$ $C = 0.01 \mu F$

FIGURE 9. Pulse Width Modulator Waveforms

PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 10, with a modulating signal again applied to the control voltage terminal. The pulse position varies with

Application Info (Continued)

the modulating signal, since the threshold voltage and hence the time delay is varied. *Figure 11* shows the waveforms generated for a triangle wave modulation signal.





FIGURE 10. Pulse Position Modulator










FIGURE 12. 50% Duty Cycle Oscillator





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com
 National Semiconductor

 Europe
 Fax: +49 (0) 180-530 85 86

 Email: europe.support@nsc.com

 Deutsch Tel: +49 (0) 69 9508 6208

 English Tel: +44 (0) 870 24 0 2171

 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.