

DS90CF386/DS90CF366

+3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link—85 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link—85 MHz

General Description


The DS90CF386 receiver converts the four LVDS data streams (Up to 2.38 Gbps throughput or 297.5 Megabytes/ sec bandwidth) back into parallel 28 bits of CMOS/TTL data (24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL). Also available is the DS90CF366 that converts the three LVDS data streams (Up to 1.78 Gbps throughput or 223 Megabytes/sec bandwidth) back into parallel 21 bits of CMOS/TTL data (18 bits of RGB and 3 bits of Hsync, Vsync and DE). Both Receivers' outputs are Falling edge strobe. A Rising edge or Falling edge strobe transmitter (DS90C385/DS90C365) will interoperate with a Falling edge strobe Receiver without any translation logic.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Features

- 20 to 85 MHz shift clock support
- Rx power consumption <142 mW (typ) @85MHz Grayscale
- Rx Power-down mode <1.44 mW (max)
- ESD rating >7 kV (HBM), >700V (EIAJ)
- Supports VGA, SVGA, XGA and Single Pixel SXGA.
- PLL requires no external components
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 56-lead or 48-lead TSSOP package

Block Diagrams



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 1999 National Semiconductor Corporation

DS10108

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Lead Temperature (Soldering, 4 sec) +260°C

Maximum Package Power Dissipation Capacity @ 25°C

MTD56 (TSSOP) Package: DS90CF386

DS90CF386 1.61 W MTD48 (TSSOP) Package: DS90CF366 1.89 W Package Derating:

DS90CF386 12.4 mW/°C above +25°C DS90CF366 15 mW/°C above +25°C ESD Rating

(HBM, 1.5 kΩ, 100 pF) > 7 kV (EIAJ, 0Ω, 200 pF) > 700V

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Operating Free Air				
Temperature (T _A)	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V _{CC})			100	mV_PP

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditio	Min	Тур	Max	Units	
CMOS/T	TL DC SPECIFICATIONS	•			•		
V _{IH}	High Level Input Voltage			2.0		VCC	V
V _{IL}	Low Level Input Voltage			GND		0.8	V
V_{OH}	High Level Output Voltage	I _{OH} = - 0.4 mA		2.7	3.3		V
V_{OL}	Low Level Output Voltage	I _{OL} = 2 mA			0.06	0.3	V
V_{CL}	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$			-0.79	-1.5	V
I _{IN}	Input Current	$V_{IN} = 0.4V$, 2.5V or V_{CC}			+1.8	+15	uA
		V _{IN} = GND		-10	0		uA
Ios	Output Short Circuit Current	V _{OUT} = 0V			-60	-120	mA
LVDS RE	CEIVER DC SPECIFICATIONS						
V_{TH}	Differential Input High Threshold	V _{CM} = +1.2V				+100	mV
V_{TL}	Differential Input Low Threshold						mV
I _{IN}	Input Current	$V_{IN} = +2.4V, V_{CC} = 3.6V$				±10	μA
	$V_{IN} = 0V, V_{CC} = 3.6V$				±10	μΑ	
RECEIVE	R SUPPLY CURRENT						
ICCRW	Receiver Supply Current	$C_L = 8 pF,$	f = 32.5 MHz		49	70	mA
	Worst Case	Worst Case Pattern,	f = 37.5 MHz		53	75	mA
		DS90CF386 (Figures 1, 4)	f = 65 MHz		81	114	mA
			f = 85 MHz		96	135	mA
ICCRW	Receiver Supply Current	C _L = 8 pF,	f = 32.5 MHz		49	60	mA
	Worst Case	Worst Case Pattern,	f = 37.5 MHz		53	65	mA
		DS90CF366 (Figures 1, 4)	f = 65 MHz		78	100	mA
			f = 85 MHz		90	115	mA
ICCRG	Receiver Supply Current,	C _L = 8 pF,	f = 32.5 MHz		28	45	mA
	16 Grayscale	16 Grayscale Pattern,	f = 37.5 MHz		30	47	mA
		(Figures 2, 3, 4)	f = 65 MHz		43	60	mA
			f = 85 MHz		43	70	mA
ICCRZ	Receiver Supply Current	Power Down = Low	Power Down = Low		140	400	μA
	Power Down	Receiver Outputs Stay	Low during				
		Power Down Mode					

Electrical Characteristics (Continued)

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for V_{CC} = 3.3V and T_A = +25C.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter			Тур	Max	Units
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 4)			2.0	3.5	ns
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 4)			1.8	3.5	ns
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 11, Figure 12)	0.49	0.84	1.19	ns	
RSPos1	Receiver Input Strobe Position for Bit 1	2.17	2.52	2.87	ns	
RSPos2	Receiver Input Strobe Position for Bit 2	3.85	4.20	4.55	ns	
RSPos3	Receiver Input Strobe Position for Bit 3	5.53	5.88	6.23	ns	
RSPos4	Receiver Input Strobe Position for Bit 4		7.21	7.56	7.91	ns
RSPos5	Receiver Input Strobe Position for Bit 5		8.89	9.24	9.59	ns
RSPos6	Receiver Input Strobe Position for Bit 6		10.57	10.92	11.27	ns
RSKM	RxIN Skew Margin (Note 4) (Figure 13)	290			ps	
RCOP	RCOP RxCLK OUT Period (Figure 5)			Т	50	ns
RCOH	RxCLK OUT High Time (Figure 5) f = 85 MHz		4.5	5	7	ns
RCOL	RxCLK OUT Low Time (Figure 5)		4.0	5	6.5	ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 5)		3.5			ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 5)		3.5			ns
RCCD	RxCLK IN to RxCLK OUT Delay 25°C, V _{CC} = 3.3V (Figure 6)			7.0	9.5	ns
RPLLS	S Receiver Phase Lock Loop Set (Figure 7)				10	ms
RPDD	Receiver Power Down Delay (Figure 10)				1	μs

Note 4: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 150 ps).

AC Timing Diagrams





FIGURE 1. "Worst Case" Test Pattern



AC Timing Diagrams (Continued)




FIGURE 3. "16 Grayscale" Test Pattern (DS90CF366)(Notes 5, 6, 7, 8)

Note 5: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

Note 6: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 7: Figures 1, 3 show a falling edge data strobe (TxCLK IN/RxCLK OUT).

Note 8: Recommended pin to signal mapping. Customer may choose to define differently.




FIGURE 4. DS90CF386/DS90CF366 (Receiver) CMOS/TTL Output Load and Transition Times







FIGURE 5. DS90CF386/DS90CF366 (Receiver) Setup/Hold and High/Low Times

AC Timing Diagrams (Continued) RxCLK OUT FIGURE 6. DS90CF386/DS90CF366 (Receiver) Clock In to Clock Out Delay POWER DOWN 3.0 RxCLK IN RxCLK OUT DS101085-7 FIGURE 7. DS90CF386/DS90CF366 (Receiver) Phase Lock Loop Set Time TxCLK OUT RxCLK IN (Differential) Next Cycle TxOUT3/ TxIN5-1 TxIN27-TxIN23 TxIN17 TxIN16 TxIN11 TxIN10 TxIN5 TxIN27 RxIN3 (Single Ended) RxIN2 TxIN20-TxIN26 TxIN25 TxIN24 TxIN22 TxIN21 TxIN20 TxIN19 (Single Ended) TxOUT1/ TxIN9-RxIN1 TxIN8-TxIN18 TxIN15 TxIN14 TxIN13 TxIN12 TxIN9 TxIN8 (Single Ended) TxOUT0/ RxINO (Single Ended) TxIN1-1 TxIN0-1 TxIN7 TxIN6 TxIN4 TxIN3 TxIN2 TxIN1 TxIN0 DS101085-9 FIGURE 8. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF386







AC Timing Diagrams (Continued) Ideal Strobe Position RxIN+ or RxIN-RxIN- or RxIN+ ~1.0V -RSKM-- RSKM min max min max Tpposn+1 Tpposn Rsposn DS101085-11 C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max Tppos — Transmitter output pulse position (min and max) RSKM = Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) (Note 9) + ISI (Inter-symbol interference) (Note 10) Cable Skew — typically 10 ps-40 ps per foot, media dependent Note 9: Cycle-to-cycle jitter is less than 250 ps at 85 MHz. Note 10: ISI is dependent on interconnect length; may be zero. FIGURE 13. Receiver LVDS Input Skew Margin


Pin Name	I/O	No.	Description
RxIN+	1	4	Positive LVDS differential data inputs.
RxIN-	I	4	Negative LVDS differential data inputs.
RxOUT	0	28	TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 3 control lines — FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	I	1	Positive LVDS differential clock input.
RxCLK IN-	I	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{CC}	I	4	Power supply pins for TTL outputs.
GND	I	5	Ground pins for TTL outputs.
PLL V _{CC}	I	1	Power supply for PLL.
PLL GND	I	2	Ground pin for PLL.
LVDS V _{CC}	I	1	Power supply pin for LVDS inputs.
LVDS GND	1	3	Ground pins for LVDS inputs.


DS90CF366 Pin Description—18-Bit FPD Link Receiver

Pin Name	I/O	No.	Description
RxIN+	I	3	Positive LVDS differential data inputs.
RxIN-	I	3	Negative LVDS differential data inputs.
RxOUT	0	21	TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	I	1	Positive LVDS differential clock input.
RxCLK IN-	I	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
PWR DOWN	1	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{cc}	I	4	Power supply pins for TTL outputs.
GND	I	5	Ground pins for TTL outputs.
PLL V _{CC}	I	1	Power supply for PLL.
PLL GND	1	2	Ground pin for PLL.
LVDS V cc	1	1	Power supply pin for LVDS inputs.
LVDS GND	I	3	Ground pins for LVDS inputs.

RECEIVER FAILSAFE FEATURE:

These receivers have input failsafe bias circuitry to guarantee a stable receiver output for floating or terminated receiver inputs. Under these conditions receiver inputs will be in a HIGH state. If a clock signal is present, data outputs will all be HIGH; if the clock input is also floating/terminated, data outputs will remain in the last valid state. A floating/terminated clock input will result in a LOW clock output.






Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.5 ± 0.1 -A-GAGE PLANE 8.1 0.25 6.1 ± 0.1 -B-SEATING PLANE 00-80 4.05 $0.60^{\,+0.15}_{\,-0.10}$ DETAIL A □ 0.2 C B A TYPICAL ALL LEAD TIPS △ 0.1 C SEE DETAIL A ALL LEAD TIPS (0.90) 1.1 MAX 0.09-0.20 TYP 0.5 TYP 0.10 ± 0.05 TYP - 0.27 TYP 0.13 M A B S C S MTD48 (REV A) 48-Lead Molded Thin Shrink Small Outline Package, JEDEC Order Number DS90CF366MTD Dimensions in millimeters only **NS Package Number MTD48**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications