## DOT MATRIX LCD CONTROLLER WITH 17-DOT COMMON DRIVER AND 80-DOT SEGMENT DRIVER

## GENERAL DESCRIPTION

The MSM6665C-xx is a dot-matrix LCD control driver which has functions of displaying characters, cursor and arbitrators.
The MSM6665C-xx is provided with a 17-dot common driver, 80 -dot segment driver, display RAM and character ROM, and is controlled with the commands from the serial interface.
The character ROM can change the font data by mask option.
The MSM6665C-02 has standard ROM with 256 different character fonts.
The MSM6665C-xx can drive a variety of LCD panels because the bias voltage, which determines the LCD driving voltage, can be optionally supplied from the external source.

## FEATURES

- Serial interface
- Contains a 17-dot common driver and an 80-dot segment driver.
- Contains ROM with character fonts of ( $5 \times 7$ dots) $\times 256$.
- A built-in RC oscillator circuit.
- Provided with 80-dot arbitrators.
- Switchable between $1 / 9$ duty ( 1 line; characters + cursor + arbitrator) and $1 / 17$ duty ( 2 lines; characters + cursor, 1 line; arbitrator).
- Character blink operation can be switched between all-characters lighting-on mode and allcharacters lighting-off mode.
- SiG C-MOS process
- Arbitrator blink operation can be switched between 5-dot unit mode and 1-dot unit mode.
- Package options :

128-pin plastic QFP (QFP128-P-1420-0.50-K)
Aluminum pad chip
(Product name: MSM6665C-xxGS-K)
(Product name: MSM6665C-xx) xx indicates code number.

## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)



NC : No connection<br>128-Pin Plastic QFP

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit | Applicable pin |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ | -0.3 to +7 | V | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ |
| Bias Voltage | $\mathrm{V}_{\mathrm{BI}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 5}$ | -0.3 to +10 | V | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ |
| Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V | All inputs |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> $\mathrm{QFP} 128-1420$ | 1210 | mW |  |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |  |

*1: The power dissipation depends on the heat sink characteristic of the package.
Set a junction temperature at $150^{\circ} \mathrm{C}$ or lower.

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Range | Unit | Applicable pin |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S}$ | 2.5 to 5.5 | V | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{S S}$ |
| Bias Voltage | $\mathrm{V}_{\mathrm{BI}}$ | $\mathrm{V}_{\mathrm{DD}}-V_{S S 5}$ | 3 to 8 | V | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{S S 5}$ |
| Operating Frequency | $\mathrm{f}_{\mathrm{op}}$ | ${ }^{* 1}$ | 65 to 115 | kHz | $0 \mathrm{OSC1}$ |
| Operating Temperature | $\mathrm{T}_{\mathrm{op}}$ | - | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |  |

*1: RC oscillation, external input clock frequency
(Note) Bias voltage list

| Symbol | $1 / 5$ bias | $1 / 4$ bias | Remarks |
| :---: | :---: | :---: | :---: |
| $\left.\mathrm{V}_{\mathrm{BD}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S 5}\right)$ |  |  |  |
| $\mathrm{V}_{\mathrm{SS} 1}$ | $\mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | Highest voltage |
| $\mathrm{V}_{S S 2}$ | $\mathrm{~V}_{\mathrm{DD}}-1 / 5 \mathrm{~V}_{\mathrm{BI}}$ | $\mathrm{V}_{\mathrm{DD}}-1 / 4 \mathrm{~V}_{\mathrm{BI}}$ |  |
| $\mathrm{V}_{\mathrm{SS} 3}$ | $\mathrm{~V}_{\mathrm{DD}}-2 / 5 \mathrm{~V}_{\mathrm{BI}}$ | $\mathrm{V}_{\mathrm{DD}}-2 / 4 \mathrm{~V}_{\mathrm{BI}}$ |  |
| $\mathrm{V}_{S S 4}$ | $\mathrm{~V}_{\mathrm{DD}}-3 / 5 \mathrm{~V}_{\mathrm{BI}}$ |  |  |
| $\mathrm{V}_{S S 5}$ | $\mathrm{~V}_{\mathrm{DD}}-4 / 5 \mathrm{~V}_{\mathrm{BI}}$ | $\mathrm{V}_{\mathrm{DD}}-3 / 4 \mathrm{~V}_{\mathrm{BI}}$ |  |

## ELECTRICAL CHARACTERISTICS

## DC Characteristics (1)

( $\mathrm{V}_{\mathrm{DD}}=2.5$ to $3.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BI}}=3$ to $8 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "H" Input Voltage 1 | $\mathrm{V}_{\mathrm{H} 1}$ | External clock input | $0.8 \mathrm{~V}_{\text {D }}$ | - | $V_{D D}$ | V | OSC1 |
| "L" Input Voltage 1 | $V_{\text {IL1 }}$ | External clock input | 0 | - | $0.2 V_{D D}$ | V | OSC1 |
| "H" Input Voltage 2 | $\mathrm{V}_{\text {H2 }}$ | - | $0.8 \mathrm{~V}_{D D}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | Input pins except OSC1 |
| "L" Input Voltage 2 | $\mathrm{V}_{\text {IL2 }}$ | - | 0 | - | $0.2 V_{D D}$ | V | Input pins except OSC1 |
| "H" Input Current 1 | $\mathrm{I}_{\text {H1 }}$ | $V_{1}=V_{D D}$ | - | - | 1 | $\mu \mathrm{A}$ | Input pins except TEST |
| "L" Input Current | IIL | $V_{1}=0 \mathrm{~V}$ | - | - | -1 | $\mu \mathrm{A}$ | Input pins |
| "H" Input Current 2 | $\mathrm{I}_{\mathbf{H} 2}$ | Pull-down resistance, $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | 0.01 | - | 0.4 | mA | TEST 1-3 |
| "H" Output Voltage | $\mathrm{V}_{\text {OH }}$ | $\mathrm{IOH}_{\mathrm{OH}}=-1.5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ | - | - | V | SO |
| "L" Output Voltage | VOL | $\mathrm{l}_{0 \mathrm{~L}}=1.5 \mathrm{~mA}$ | - | - | 0.5 | V | SO |
| OFF Leakage | loff | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }} / 0 \mathrm{~V}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ | SO |
| OSC "H" Output Current | $\mathrm{IOH}^{\text {O }}$ | $V_{1}=V_{\text {DD }}-0.5 \mathrm{~V}$ | - | - | -0.15 | mA | OSC2, OSC3 |
| OSC "L" Output Current | 10 L | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | 0.15 | - | - | mA | OSC2, OSC3 |
| COM Output Resistance | RC | $\mathrm{I}_{0}= \pm 50 \mu \mathrm{~A}$ | - | - | 6 | $\mathrm{k} \Omega$ | C1-C17 |
| SEG Output Resistance | RS | $\mathrm{I}_{0}= \pm 10 \mu \mathrm{~A}$ | - | - | 18 | $\mathrm{k} \Omega$ | S1-S80 |
| Supply Current 1 | IDD1 | RC oscillation, $f=80 \mathrm{kHz}$ $\mathrm{C}=56 \mathrm{pF}, \mathrm{Rs}=10 \mathrm{k} \Omega$ $R=66 \mathrm{k} \Omega$, No load | - | - | 0.5 | mA | - |
| Supply Current 2 | $\mathrm{I}_{\mathrm{DD} 2}$ | External clock, $\mathrm{f}=80 \mathrm{kHz}$ | - | - | 70 | $\mu \mathrm{A}$ | - |

## DC Characteristics (2)

( $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{BI}}=3$ to $8 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "H" Input Voltage 1 | $\mathrm{V}_{\mathrm{H} 1}$ | External clock input | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}$ | V | OSC1 |
| "L" Input Voltage 1 | $V_{\text {IL1 }}$ | External clock input | 0 | - | $0.2 V_{D D}$ | V | OSC1 |
| "H" Input Voltage 2 | $\mathrm{V}_{\mathrm{H} 2}$ | - | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | Input pins except OSC1 |
| "L" Input Voltage 2 | $\mathrm{V}_{\text {IL2 }}$ | - | 0 | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V | Input pins except OSC1 |
| "H" Input Current 1 | $\mathrm{I}_{\mathrm{H} 1}$ | $V_{1}=V_{D D}$ | - | - | 1 | $\mu \mathrm{A}$ | Input pins except TEST |
| "L" Input Current | $1 / 2$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ | - | - | -1 | $\mu \mathrm{A}$ | Input pins |
| "H" Input Current 2 | $\mathrm{I}_{\mathbf{H} 2}$ | Pull-down resistance, $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{D D}$ | 0.05 | - | 0.7 | mA | TEST 1-3 |
| "H" Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1.5 \mathrm{~mA}$ | $\mathrm{V}_{\text {DD }}-0.5$ | - | - | V | SO |
| "L" Output Voltage | $\mathrm{V}_{0}$ | $\mathrm{I}_{0}=1.5 \mathrm{~mA}$ | - | - | 0.5 | V | SO |
| OFF Leakage | Ioff | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}} / \mathrm{OV}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ | SO |
| OSC "H" Output Current | $\mathrm{I}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}-0.5 \mathrm{~V}$ | - | - | -0.5 | mA | OSC2, OSC3 |
| OSC "L" Output Current | 10 L | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ | 0.5 | - | - | mA | OSC2, OSC3 |
| COM Output Resistance | $\mathrm{R}_{\mathrm{C}}$ | $\mathrm{I}_{0}= \pm 50 \mu \mathrm{~A}$ | - | - | 6 | $\mathrm{k} \Omega$ | C1-C17 |
| SEG Output Resistance | RS | $\mathrm{I}_{0}= \pm 10 \mu \mathrm{~A}$ | - | - | 18 | $\mathrm{k} \Omega$ | S1-S80 |
| Supply Current 1 | IDD1 | $\begin{aligned} & \text { RC oscillation, } \mathrm{f}=80 \mathrm{kHz} \\ & \mathrm{C}=56 \mathrm{pF}, \mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega \\ & \mathrm{R}=66 \mathrm{k} \Omega \text {, No load } \end{aligned}$ | - | - | 1.3 | mA | - |
| Supply Current 2 | $\mathrm{I}_{\mathrm{DD} 2}$ | External clock, f=80kHz | - | - | 100 | $\mu \mathrm{A}$ | - |

## AC Characteristics

( $\mathrm{V}_{\mathrm{DD}}=2.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CS Setup Time | tcs | - | 300 | - | ns |
| CS Hold Time | $\mathrm{t}_{\mathrm{CH}}$ | - | 200 | - |  |
| SO ON Delay Time | $\mathrm{t}_{\mathrm{ON}}$ | - | - | 200 |  |
| SO OFF Delay Time | toff | - | - | 200 |  |
| SO Output Delay Time | tDLY | $\mathrm{C}_{\mathrm{L}}=45 \mathrm{pF}$ | 0 | 200 |  |
| Input Setup Time | $t_{\text {IS }}$ | - | 200 | - |  |
| Input Hold Time | $\mathrm{t}_{\mathrm{H}}$ | - | 200 | - |  |
| Input Waveform Rise Time, Fall Time | $\mathrm{tr}_{\mathrm{r}, \mathrm{t}}$ | All inputs | - | 100 |  |
| Reset Pulse Input Pulse Width | $\mathrm{t}_{\mathrm{R}}$ | - | 5 | - | $\mu \mathrm{s}$ |



## Oscillation circuit



Oscillation characteristics 1 ( $\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{C}=56 \mathrm{pF}, \mathrm{R}$ variable characteristics) 1/17 duty


Oscillation characteristics $2\left(\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{R}=66 \mathrm{k} \Omega, \mathrm{C}\right.$ variable characteristics) 1/17 duty


## FUNCTIONAL DESCRIPTION

## Pin Functional Description

- SI (Serial Input)

Input pin for inputting serially commands and display data in an 8-bit unit.
"H"=1 and "L"=0.
When CS pin is at " H " level, read-in is executed by the leading edge of $\overline{\mathrm{SHT}}$.
Whether input data is a command or data is determined by selecting a $C / \bar{D}$ level at the 8th leading edge of SHT.
The input data is a command if $\mathrm{C} / \overline{\mathrm{D}}=$ "H", and display data if $\mathrm{C} / \overline{\mathrm{D}}=$ "L".

- C/D (Command/ $\overline{\text { Data }}$ )

Input pin for determining whether input data for SI pin is a command or display data. Read-in is executed by the 8th leading edge of $\overline{\mathrm{SHT}}$. The input data is a command if $\mathrm{C} /$ $\mathrm{D}=$ "H", and display data if $\mathrm{C} / \overline{\mathrm{D}}={ }^{2} \mathrm{~L} "$.

- $\overline{\text { SHT }}$ (Shift Clock)

Clock input pin for reading-in SI input and C/D input.
Read-in is executed by the clock leading edge. Read-in operation is complete with 8 clocks. Maintain this $\overline{\mathrm{SHT}}$ pin at " H " when there is no command and data input from the SI pin. Inputting data during BUSY may cause malfunction.
Valid if CS pin is at "H" level.

- SO (Serial Out)

Serial output pin for reading-out BUSY/NON-BUSY and display data. "H"="1" and "L"=" 0 ". If CS pin is at "H" level and Serial out Enable is set with the command, output is executed.
Otherwise, this pin becomes high impedance. BUSY/NON-BUSY is output when CS pin is at "H" level. BUSY if "L" and NON-BUSY if "H". It goes BUSY after the 8th leading edge of $\overline{\mathrm{SHT}}$, then goes NON-BUSY automatically after a certain time.
Display data is output synchronously with the leading edge of SHT.
Input instructionSOE/D to set this output to SerialOut Enable or a high impedance state since the pin status is undefined after the power is applied.

- CS (Chip Select)

Chip Select input pin.
"Chip Select ON" if CS pin is at "H" level, and "Chip Select OFF" at "L" level. When "L" level is input, SO pin becomes open and SHT pin becomes equivalent to "H" level inside of the IC. Moreover, it prevents the input rows of SI, C/ $\overline{\mathrm{D}}$ and $\overline{\mathrm{SHT}}$ pins from current flowing.

Note: For SI, C/ $\overline{\mathrm{D}}, \overline{\mathrm{SHT}}, \mathrm{SO}$, and CS, refer to "I/O Procedure".

- $\overline{\mathrm{RST}}$

Direct input reset input pin.
By inputting "L" level pulse into $\overline{\text { RST }}$ pin, SOE/D, DISP, ABBC1/5, and ABB commands are set as $\mathrm{D} 0=" 0$ ". Before turning on the power, be sure to set $\overline{\mathrm{RST}}$ pin at "L" level once. Setting this pin at "L" level during command execution may cause malfunction.

- 9D/ $\overline{17 \mathrm{D}}$ (1/9Duty $/ \overline{1 / 17 \mathrm{Duty})}$

Duty setting input pin.
$1 / 9$ duty is set if this pin is at " H " level, and $1 / 17$ duty at " L " level. Choice depends on the type of panel to be used.
If 1/9duty is selected, common outputs C10 to C17 should be set open.

- TEST1, TEST2, TEST3

Test signal input pins.
The manufacturer uses these pins for testing.
The user should make these pins short-circuited to GND or open.

- OSC1, OSC2, OSC3

Pins used for 80 kHz RC oscillation circuit formation and as external master clock input pin. OSC2 and OSC3 are open during input of external master clock. See diagram below.

[RC oscillation circuit formation]

[External master clock input]
< Oscillation circuit wiring diagram >

- C1 to C17, S1 to S80 (Common 1-17, Segment 1-80)

LCD output pins to be connected with the LCD panel. Turning into AC is made by frame inversion. During use at 1/9duty, C1 to C9 pins are used, and C10 to C17 pins are set open. See figure below.


- $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$

Supply voltage pins. $\mathrm{V}_{\mathrm{DD}}$ should be set at " H " level.
$\mathrm{V}_{\mathrm{SS}}$ is a GND pin. If the battery is used, $\mathrm{V}_{\mathrm{DD}}$ is connected to the + pin, and $\mathrm{V}_{\mathrm{SS}}$ to the - pin.

- $\mathrm{V}_{\mathrm{SS} 1}, \mathrm{~V}_{\mathrm{SS} 2}, \mathrm{~V}_{\mathrm{SS} 3}, \mathrm{~V}_{\mathrm{SS} 4}, \mathrm{~V}_{\mathrm{SS} 5}$

LCD bias voltages input pins.
The voltages that are input via $V_{D D}$ and $V_{S S 1}$ to $V_{S S 5}$ are output for driving LCD. The LCD bias voltages are shown below.

| [Case of $1 / 5$ bias] ( $\left.\mathrm{V}_{\mathrm{BI}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S 5}\right)$ |  |  |
| :---: | :---: | :---: |
| Highest voltage | $V_{D D}$ |  |
|  | $V_{\text {SS1 }}$ | $\left(\mathrm{V}_{\text {DD }}-1 / 5 \mathrm{~V}_{\text {BI }}\right)$ |
|  | $V_{\text {SS2 }}$ | $\left(\mathrm{V}_{\text {DD }}-2 / 5 \mathrm{~V}_{\text {BI }}\right)$ |
|  | $V_{\text {SS3 }}$ | $\left(\mathrm{V}_{\text {DD }}-3 / 5 \mathrm{~V}_{\text {BI }}\right)$ |
|  | $V_{\text {SS4 }}$ | $\left(\mathrm{V}_{\mathrm{DD}}-4 / 5 \mathrm{~V}_{\mathrm{BI}}\right)$ |
| Lowest voltage | $V_{S S 5}$ |  |
| [Case of $1 / 4$ bias] ( $\left.\mathrm{V}_{\mathrm{BI}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S 5}\right)$ |  |  |
| Highest voltage | $V_{\text {DD }}$ |  |
|  | $V_{\text {SS1 }}$ | $\left(V_{D D}-1 / 4 V_{B I}\right)$ |
|  | $\mathrm{V}_{S S 2}, \mathrm{~V}_{\text {SS3 }}$ | $\left(V_{D D}-2 / 4 V_{B I}\right)$ |
|  | $V_{\text {SS4 }}$ | $\left(V_{D D}-3 / 4 V_{B I}\right)$ |
| Lowest voltage | $V_{\text {SS5 }}$ |  |

## List of Commands

## X : Don't care

| No. | Mnemonics | Operation | D |  |  |  |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 1 | LPA | Load Pointer Address | 1 | 1 | A5 | A4 | A3 | A2 | A1 | A0 | Serial addresses 0 to 47 |
| 2 | LOT | Load Option | 1 | 0 | 1 | 1 | X | X | 11 | 10 | Meanings for I1 and IO are set as in the table below. |
| 3 | BKCG 1/0 | Bank Change 1/0 | 1 | 0 | 0 | X | 0 | 0 | 0 | 1/0 | Valid only when $1 / 9$ duty. Switching between display addresses 0 and 15 , and between 16 and 31. |
| 4 | SOE/D | Serial Out Enable/Disable | 1 | 0 | 0 | X | 0 | 1 | 1 | 1/0 | Switching output and high impedance of SO |
| 5 | DISP | Display on/off | 1 | 0 | 0 | X | 1 | 0 | 0 | 1/0 | $\begin{aligned} & \text { Display ON if DO="1" } \\ & \text { Display OFF if DO="0" } \end{aligned}$ |
| 6 | ABBC 1/5 | Arbitrator Blink <br> Control 1/5 dot | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1/0 | Sets arbitrator blink in a 1dot unit or a 5 dot unit. 1dot if $D 0=" 1$ ", 5 dot if DO="0" |
| 7 | ABB | Arbitrator Blink | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1/0 | Data that is input via SI after setting $D 0=" 1$ ", is set as data for arbitrator blink (1-dot unit). This is cancelled by DO="0" |
| 8 | AINC | Address Increment | 1 | 0 | 0 | X | 1 | X | 1 | X | Pointer address is incremented by 1. |
| 9 | CHB | Character Blink on/off | 0 | X | X | X | 0 | 0 | 1/0 | X | Controls blinking of characters and arbitrators ( 5 -dot). Though arbitrator blink that is set as all-blank dispalyed is acceptable, blinking does not occu |
| 10 | CSC | Cursor Control on/off | 0 | X | X | X | 0 | 1 | 1/0 | X | Turns cursor on or off. |
| 11 | CSB | Cursor Blink on/off | 0 | X | X | X | 1 | 0 | 1/0 | X | Controls blinking of cursor. But, though blinking setting with no cursor-on setting is acceptable, blinking does not occur. |
| 12 | CCB | Character \& Cursor Blink on/off | 0 | X | X | X | 1 | 1 | 1/0 | X | CHB + CSB |
| 13 | BPC | Blink Pattern Control | 1 | 0 | 0 | X | 0 | 0 | 1 | 1/0 | Sets blink patterns of characters. (■:chara.) if D0="1" (■:chara.) if $\mathrm{D}=$ =" 0 " |

Notes:

1. Commands number 1 to 7 and command number 13 do not affect pointer address.
2. By entering commands number 8 to 12 or display code data, pointer address is automatically incremented by 1 .
3. When Reset is entered, commands numbers 5 to 7 or number 13 are set to $\mathrm{D} 0=" 0$ ".

| 11 | 10 | Operation |
| :---: | :---: | :--- |
| 0 | 0 | Operation is canceled. (No operation) |
| 0 | 1 | Hereafter, equivalent to writing blank code at each AINC execution. |
| 1 | 0 | Hereafter, cursor-off and blink-cancellation are executed at each AINC execution. |
| 1 | 1 | Both of above two operations are made. |

Command Description
[D7, D6, D5, D4, D3, D2, D1, D0], X=don't care

- LPA (Load Pointer Address)
[1,1,A5,A4,A3,A2,A1,A0]
The command sets "address" data into the address pointer to specify an address on which command execution affects and an address where display data is stored. The "address" is a number between 0 and 2 FH , given by A0 through A5 in hexadecimal. When addresses 30 H through 3 FH are specified, display data and CHB, CSC, CSB, CCB commands become invalid through an address pointer is set up. Normally, the address pointer is a loop of 0 H through 2 FH .
- LOT (Load Option)
[1,0,1,1,X,X,I1,I0]
This command indicates some specific operation of display at the current address which is performed each time of AINC command execution.
Operation is specified by bit I1 and I0 of the command.

| 11 | 10 | Operation |
| :---: | :---: | :--- |
| 0 | 0 | Operation is cancelled. (No operation) |
| 0 | 1 | Hereafter, equivalent to writing blank code at each AINC execution. |
| 1 | 0 | Hereafter, Cursor-off and blink-cancellation are executed at each AINC execution. |
| 1 | 1 | Both of above two operations are made. |

Note: When blink-cancellation is executed, all RAM data, which controls blinks for each bit of the arbitrator, go zeros.

- BKCG 1/0 (Bank Change 1/0)
[1,0,0,X,0,0,0,1/0]
Command used to do switching between display address groups (switching between BANKs), which is valid only when $1 / 9$ duty display is selected.
When D0 is " 0 ", display address range becomes 0 through 15 , and 32 through 47.
When D0 is " 1 ", display address range becomes 16 through 31, and 32 through 47.
Command execution and display data setting are not affected by Bank setting.
The D0 status is not changed by Reset inputting. The D0 status is unknown when the system is powered on. So D0 must be set to " 0 " or " 1 " with the command.
- SOE/D (Serial Out Enable/Disable)
[1,0,0,X,0,1,1,1/0]
Command used to control the impedance of SO output pin.
When D0 is " 1 ", display data is output via SO pin. When D0 is " 0 ", SO pin goes to high impedance.
The D0 status is not changed by Reset inputting. The D0 status is unknown when the system is powered on. So D0 must be set to " 0 " or " 1 " with the command.
- DISP (Display on/off)
[1,0,0,X,1,0,0,1/0]
Command used to control display-on and display-off of the LCD panel.
When D0 is " 1 ", the display of the LCD panel goes on, and When D0 is " 0 ", it goes off. When the display is off, the $V_{D D}$ level voltage is output on all of pins of both the segment drivers and the common drivers.
D0 is set to " 0 " after inputting Reset.
- $\operatorname{ABBC} 1 / 5$ (Arbitrator Blink Control $1 / 5$ dot)
[1,0,0,1,1,1,0,1/0]
Command used to do switching between arbitrator's blinking in a 1-dot unit and or in a 5-dot unit.
When D0 is "1", arbitrator's blinking comes in the 1 dot unit mode.
When D0 is " 0 ", it comes in the 5 -dot unit mode.
D0="0" is set after inputting Reset.
Note: 1-dot unit blink setting $\rightarrow$ See ABB.
5-dot unit blink setting $\rightarrow$ See CHB.
- ABB (Arbitrator Blink)
[1,0,0,0,1,1,0,1/0]
Command used to control on/off of blinking, which is valid only when arbitrator's blinking is set in the 1-dot unit mode.
Data, which are entered via SI pin after setting D0=" 1 ", are taken as arbitrator blink data (1-dot unit).
Input blink data correspond to each of arbitrator's dots. When " 1 ", blinking is on, and when " 0 ", blinking is off.
Note that the arbitrator, which arbitrator-on is not specified, is not able to blink, though blink-setting is available. Dummy data must be entered into the arbitrator blink data D5 thru D7.
It is impossible to write data in addresses 00 through 31.
D0="0" is set after inputting Reset.
Note: If blink is set in the 5 -dot unit mode, ABB command setting ( $\mathrm{D} 0=$ " 1 " or " 0 ") is available, but blink-on/off setting via input of display data is impossible.
- AINC (Address Increment)
[1,0,0,X,1,X,1,X]
Command used to increment the value of the address pointer by 1 .
The pointer is increment by 1 each time this command is executed. The operation set by LOT command is given to the address before being increased by 1 each time this command is execution.
- CHB (Character Blink on/off)
[0,X,X,X,0,0,1/0,X]
Command used to control blinking of characters and arbitrator (5-dot unit).
This command is executed to the address indicated by the address pointer. Blinking is on by setting $\mathrm{D} 1=" 1$ ", and off by setting $\mathrm{D} 1=" 0$ ".
For blinking of characters, all lighting-on or all lighting-off, and characters-displaying are repeated.
Choosing between all lighting-on and all lighting-off is controlled by BPC command. For arbitrator, only lighting bits repeat lighting-off and lighting-on. The blink control or arbitrator is valid only when $A B B C 1 / 5=" 0$ " and in the 5 -dot unit mode.
Refer to BPC.
- CSC (Cursor Control on/off)
[0, X, X, X, $0,1,1 / 0, X]$
Command used to control lighting-on and lighting-off of cursor.
This command is executed to the address indicated by the address pointer.The cursor is lighting on by setting $\mathrm{D} 1=" 1$ ", and lighting off by setting $\mathrm{D} 1=00$ ".
- CSB (Cursor Blink on/off)
[0,X,X,X,1,0,1/0,X]
Command used to control blinking of cursor.
This command is executed to the address indicated by the address pointer. Blinking is on by setting $\mathrm{D} 1=" 1$ ", and off by setting $\mathrm{D} 1=" 0$ ".
The blinking in the address, where cursor-lighting-on is not specified, does not occur, though the command of blinking is acceptable. Blinking starts by specifying cursor-lighting-on.
- CCB (Character \& Cursor Blink on/ off)
[0, X, X, X, 1, 1, 1/0, X]
Command used to execute both CHB command and CSB command.
- BPC (Blink Pattern Control)
[1,0,0,X,0,0,1,1/0]
Command used to control blink patterns of characters.
When $\mathrm{D} 0=$ " 1 " is set, all lighting-off ( 35 dots) and characters-displaying are repeated. When $\mathrm{D} 0=" 0$ " is set, all lighting-on ( 35 dots) and characters-displaying are repeated. When $\mathrm{D} 0=" 1$ " is set, if characters are blanks, their blinkings do not occur in appearance. When $\mathrm{D} 0=" 0$ " is set, if characters are in all lighting-on, their blinkings do not occur in appearance.
D0 is set to " 0 " after inputting Reset.

- Increment (+1) in address pointer

When display data or arbitrator data (1-dot unit) is entered or when the following commands are executed, the address pointer is incremented by 1 .
AINC, CHB, CSC, CSB and CCB.

## I/O Procedure

- Input timing (command input, display data input)

- Output timing (display code data output)

Code data or arbitrator data indicated by the address pointer is always output, provided that the SOE command has already been input.


Note: If CS is set at "L" level when 8-bit read-out is not complete, and CS is set at "H" level again, then read-out operation is executed, uncomplete data will be output continually and the remaining read-out data will be zero.

## Various Frequency Calculation Method

- Original Clock Frequency and Blink Frequency

Blink cycle calculation
$\left([\right.$ Original clock cycle] $\times 5) \times 2^{14}=$ Blink cycle $\qquad$ Formula 1
From formula 1, the blink frequency can be calculated.
Example) When the original clock frequency is 80 kHz .
Clock cycle Ts=12.5[ $\mu \mathrm{s}$ ]
From formula 1,
Blink cycle $\mathrm{Tb}=\left(12.5 \times 10^{-6} \times 5\right) \times 2^{14}=1.024[\mathrm{~s}]$
Thus,
Blink frequency $\fallingdotseq 1[\mathrm{~Hz}]$

- Original Clock Frequency and Frame Frequency

Frame cycle calculation
1/9 DUTY: (Original clock cycle) x 1152 = Frame cycle............................. Formula 2
1/17 DUTY: (Original clock cycle) x 1088 = Frame cycle..........................Formula 3
From Formula 2,3 the blink frequency can be calculated.
Example) In the original clock 80 kHz and $1 / 17$ DUTY specifications
Clock cycle Ts=12.5 [ $\mu \mathrm{s}$ ]
From formula 3,
Clock cycle Tf=12.5 x 10-6 x $1088=13.6$ [ms]
Thus,
Frame frequency $\fallingdotseq 73.5[\mathrm{~Hz}]$

## Display and Memory Address


$\mid$


Note: Characters are entered with codes.
Arbitrator is displayed with no CG ROM. The relationship between input data and display is shown below.


Dummy input is required for serial data D7 through D5. Either " 1 " or " 0 " is available for data to be input into D7 through D5.

## Flowchart for Power-On Timing


*1 After the required commands and display data are intered, perform busy detection based on the SO pin status. When it is confirmed that the status has been changed from BUSY (SO="L") to NON-BUSY (SO="H"), enter the next data.
If busy detection is not performed, wait for 10 master oscillation clocks when used at $1 / 17$ duty or for 20 master oscillation clocks when at $1 / 9$ duty, then enter the next data.

## Waveforms Applied to LCD

$1 / 17$ duty ( $1 / 5$ bias)


1/9duty (1/4 bias)


1/17 duty (1/4 bias)


Character Codes and Fonts of MSM6665C-02



| 8øH：á | 88H：ú | 90\％：â | 98H：$\hat{\mathrm{u}}$ | Agh ： | A8H： 1 | BøH：－ | B8H：$\quad$－ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ㅁำ | ㅁํ뭄 | $\square$ | － | ㅁำด | ㅁำด | － |  |
|  | $\square$ |  |  |  |  |  |  |
|  | $\square$ |  |  | $\square \square^{\square}$ |  |  |  |
| $\square \square 口_{\square}^{\square}$ | $\square$ |  |  | －$\square^{\text {－}}$ |  |  |  |
| － | －$\square^{\square}$ |  | － | 吅吅 |  | －00 |  |
|  |  |  |  | －${ }^{\text {a }}$ |  | － 0 － | －${ }^{\text {a }}$ |
|  |  |  | － | － | ¢ | － 0 － | －${ }^{\text {－}}$ |
| 81H：à | 89H：ù | 91H：${ }^{\text {a }}$ | 99H：ü | A1H： | A9H： | B1H： $\boldsymbol{P}$ | BSH ：ヶ |
| 맴ㅁ | 믐ㅁ | 맴ㅁㅁ | 믐ㅁ | 그미 | 믐ㅁ |  | － |
|  | 吅吅 |  | ¢ $\square^{\square}$ | 吅吅 | 吅吅 | $\square$ | －19 |
| －$\square^{4}$ | － | 口 $\square^{4}$ | － 0 | － | 二回口 | $\square$ | $\square$ |
| Quna | －$\square_{0}$ | －$\square_{\text {－}}$ | －$\square_{0}$ | －${ }^{\text {a }}$ |  |  | $\square$ |
| － | － | － | Eand | －$\square^{-1}$ | － | －口и口 | $\square \square$ |
|  | － |  | －ab | －${ }^{\text {a }}$ | －$\square_{\text {a }}$ | －$\square^{\text {－}}$ | 吅吅 |
| － |  | － | － | －$-\square$ | 吅吅 | －$\square$－ | － |
| 82H：é | 8AH：N | 92H：ê | 9AH：$\tilde{n}$ | A2H：「 | AAH：I | B2H： 1 | BAH：コ |
|  |  | $\square$ | 풉 |  | 그ำ | $\square \square$ | $\square \square$ |
|  |  |  |  |  | 吅 |  |  |
|  |  |  |  | 0 |  |  | $\square$ |
|  |  |  |  | －$\square^{\circ}$ | －$\square_{1}$ |  |  |
|  |  |  |  | － |  |  | －0 |
|  |  |  |  | － |  |  | － |
| 83H：è | 8BH：C | 93H： | 9BH：c | A3H：」 | ABH：才 | B3H：ウ | BBH：サ |
|  |  | 매맴ㅁ | 매믐 | 므믐 | 므맴 |  |  |
|  |  |  |  | － | 吅吅 |  |  |
|  | $\square \square$ |  |  | －$\square^{\text {ang }}$ |  |  |  |
|  | $\square \square \square \square \square$ |  | $\square \square$ | 吅吅 |  |  | $\square$ |
| － | $\square$ |  | － | 믐ㅁ |  |  | －0 |
| － | － |  |  | － |  |  | － |
| － | 10． |  | ロロロロ | －$\square_{\text {－}}$ | － | －${ }^{\text {Hem }}$ |  |
| 84H： | 8CH： | 94H： | 9CH： | A4H： | ACH：$\dagger$ | B4H：工 | BCH：シ |
| 뭄뭄 | ［ | 믐ㅁㅁ | 금 | 믐ㅁㅁㅁ | 맴ㅁㅁ | ㅁำ | －$\square^{\text {¢ }}$ |
|  |  |  |  | － |  |  |  |
| 므믐 |  |  |  | 므믐 |  |  |  |
|  |  |  |  | －$\square^{\text {a }}$ |  |  | $\square \square$ |
| $\square$ |  |  |  | －$\square_{0}$ |  |  | －${ }^{\circ}$ |
|  |  |  | － | － | － |  | － |
| 85H： | 8DH：$\beta$ | 95H： | 9DH： | A5H： | ADH： 1 | B5H：才 | BDH：$ᄌ$ ， |
| 맴ㅁㅁ |  | 믐ㅁ | 뭄ㅁㅁㅁ | 맴ㅁ | 믐ㅁ |  |  |
| 口ロ | $\square$ | 口－口1口 |  | － 0 吅 | 吅口 |  |  |
| ， |  |  |  | 吅口ロ | $\square \square$ |  | $\square \square$ |
|  |  |  |  | $\square$ |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  | 口－ | $\square$ | 吅吅 |  |  | 日吅 |
|  |  |  |  |  |  |  |  |
| 86H：ó | 8EH：i | 96H：ô | 9EH： | A6H： 7 | AEH：$\exists$ | B6H：力 | BEH：セ |
| 매맴ㅁ | 므매맴 | 맴ㅁㅁ | 맴ㅁ | 툼 | 맴ㅁ | 맴ㅁ | 맘 |
| 므믐 | $\square$ |  | 믐ㅁ | － |  |  |  |
|  | 口－ |  |  |  |  |  |  |
|  | － | $\square$ |  | Qu0 |  |  | $\square$ |
| － |  |  |  | 吅吅 |  |  | －$\square^{\square}$ |
|  |  |  |  |  |  |  |  |
| 87H：ò | 8FH： | 97H：$\ddot{\circ}$ | 9FH ： | A7H： 7 | AFH：\％ | B7H：キ | BFH：ソ |
| 뭄ํ | 믐 | ㅁำ |  | 므미 | 믐ㅁ | 므믐 | － |
| － 0 | ， |  | －$\square^{\circ}$ | － | － 0 ¢ |  | $\bigcirc$ |
| 7 | 0 |  | －$\square_{0}$ |  |  |  | $\square \square^{\square}$ |
| $\square$ | － | －$\square^{\circ}$ |  |  |  |  | 吅 |
|  | － | $\underline{\square}$ | － | 吅 ${ }^{\text {d }}$ | 吅 | － 0 | $\square$ |
|  | － | $\square \square \square$ | －$\square_{\text {－}}$ | － | 므믐 | 므는 | 므믐 |



## APPLICATION CIRCUITS

Example: $\quad 1 / 17$ duty, $1 / 5$ bias


## PAD CONFIGURATION

## Pad Layout

Chip size : $6.09 \times 4.97 \mathrm{~mm}$
Passivation film etched hole : $110 \times 110 \mu \mathrm{~m}$


## Pad Coordinates

| Pad No. | Pad Name | $\mathbf{X}(\mu \mathrm{m})$ | $\mathbf{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| 1 | C 15 | -2486 | -2332 |
| 2 | C 14 | -2336 | -2332 |
| 3 | C 13 | -2186 | -2332 |
| 4 | C 12 | -2036 | -2332 |
| 5 | C 11 | -1886 | -2332 |
| 6 | C 10 | -1736 | -2332 |
| 7 | C 9 | -1586 | -2332 |
| 8 | C 8 | -1436 | -2332 |
| 9 | C 7 | -1286 | -2332 |
| 10 | C 6 | -1136 | -2332 |
| 11 | C 5 | -986 | -2332 |
| 12 | C 4 | -836 | -2332 |
| 13 | C 3 | -686 | -2332 |
| 14 | C 2 | -536 | -2332 |
| 15 | C 1 | -386 | -2332 |
| 16 | $\mathrm{~V}_{\text {SS }}$ | -227 | -2332 |
| 17 | $\mathrm{~V}_{\text {SS5 }}$ | -67 | -2332 |
| 18 | $\mathrm{~V}_{\text {SS4 }}$ | 83 | -2332 |
| 19 | $\mathrm{~V}_{\text {SS3 }}$ | 233 | -2332 |
| 20 | $\mathrm{~V}_{\text {SS2 }}$ | 383 | -2332 |


| Pad No. | Pad Name | $\mathbf{X}(\mu \mathrm{m})$ | $\mathbf{Y}(\mu \mathrm{m})$ |
| :---: | :---: | ---: | ---: |
| 21 | $\mathrm{~V}_{\text {SS } 1}$ | 533 | -2332 |
| 22 | CS | 683 | -2332 |
| 23 | $\mathrm{C} / \overline{\bar{D}}$ | 833 | -2332 |
| 24 | SI | 983 | -2332 |
| 25 | $\overline{\mathrm{SHT}}$ | 1133 | -2332 |
| 26 | 9D/17D | 1283 | -2332 |
| 27 | $\overline{\mathrm{RST}}$ | 1433 | -2332 |
| 28 | SO | 1583 | -2332 |
| 29 | $\mathrm{~V}_{\text {DD }}$ | 1733 | -2332 |
| 30 | OSC1 | 1891 | -2332 |
| 31 | OSC2 | 2308 | -2332 |
| 32 | OSC3 | 2489 | -2332 |
| 33 | TEST1 | 2639 | -2332 |
| 34 | TEST2 | 2870 | -1797 |
| 35 | TEST3 | 2870 | -1647 |
| 36 | S80 | 2870 | -1347 |
| 37 | S79 | 2870 | -1197 |
| 38 | S78 | 2870 | -1047 |
| 39 | S77 | 2870 | -897 |
| 40 | S76 | 2870 | -747 |


| Pad No. | Pad Name | X ( $\mu \mathrm{m}$ ) | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| 41 | S75 | 2870 | -597 |
| 42 | S74 | 2870 | -447 |
| 43 | S73 | 2870 | -297 |
| 44 | S72 | 2870 | -147 |
| 45 | S71 | 2870 | 3 |
| 46 | S70 | 2870 | 153 |
| 47 | S69 | 2870 | 303 |
| 48 | S68 | 2870 | 453 |
| 49 | S67 | 2870 | 603 |
| 50 | S66 | 2870 | 753 |
| 51 | S65 | 2870 | 903 |
| 52 | S64 | 2870 | 1053 |
| 53 | S63 | 2870 | 1203 |
| 54 | S62 | 2870 | 1353 |
| 55 | S61 | 2870 | 1503 |
| 56 | S60 | 2870 | 1653 |
| 57 | S59 | 2870 | 1803 |
| 58 | S58 | 2870 | 1953 |
| 59 | S57 | 2482 | 2332 |
| 60 | S56 | 2332 | 2332 |
| 61 | S55 | 2182 | 2332 |
| 62 | S54 | 2032 | 2332 |
| 63 | S53 | 1882 | 2332 |
| 64 | S52 | 1732 | 2332 |
| 65 | S51 | 1582 | 2332 |
| 66 | S50 | 1432 | 2332 |
| 67 | S49 | 1282 | 2332 |
| 68 | S48 | 1132 | 2332 |
| 69 | S47 | 982 | 2332 |
| 70 | S46 | 832 | 2332 |
| 71 | S45 | 682 | 2332 |
| 72 | S44 | 532 | 2332 |
| 73 | S43 | 382 | 2332 |
| 74 | S42 | 232 | 2332 |
| 75 | S41 | 82 | 2332 |
| 76 | S40 | -68 | 2332 |
| 77 | S39 | -218 | 2332 |
| 78 | S38 | -368 | 2332 |
| 79 | S37 | -518 | 2332 |
| 80 | S36 | -668 | 2332 |



## Pin and Pad Correspondence

The symbol for each chip pad and package pin is equal, but the numbers for each pad and pin are not equal.
If both chips and packaged devices are used, the number for each chip pad should be corresponded to the number for each package pin according to each symbol listed in the table below.

| Symbol | $\begin{aligned} & \text { Chip } \\ & \text { Pad } \\ & \hline \end{aligned}$ | Package Pin | Symbol | $\begin{aligned} & \text { Chip } \\ & \text { Pad } \end{aligned}$ | Package <br> Pin | Symbol | $\begin{aligned} & \hline \text { Chip } \\ & \text { Pad } \\ & \hline \end{aligned}$ | Package <br> Pin | Symbol | $\begin{aligned} & \text { Chip } \\ & \text { Pad } \end{aligned}$ | $\begin{gathered} \hline \text { Package } \\ \text { Pin } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C15 | 1 | 65 | OSC2 | 31 | 100 | S55 | 61 | 3 | S25 | 91 | 37 |
| C14 | 2 | 66 | OSC3 | 32 | 101 | S54 | 62 | 4 | S24 | 92 | 38 |
| C13 | 3 | 67 | TEST1 | 33 | 102 | S53 | 63 | 5 | S23 | 93 | 39 |
| C12 | 4 | 68 | TEST2 | 34 | 103 | S52 | 64 | 6 | S22 | 94 | 40 |
| C11 | 5 | 69 | TEST3 | 35 | 104 | S51 | 65 | 7 | S21 | 95 | 41 |
| C10 | 6 | 70 | S80 | 36 | 106 | S50 | 66 | 8 | S20 | 96 | 42 |
| C9 | 7 | 71 | S79 | 37 | 107 | S49 | 67 | 9 | S19 | 97 | 43 |
| C8 | 8 | 72 | S78 | 38 | 108 | S48 | 68 | 10 | S18 | 98 | 44 |
| C7 | 9 | 73 | S77 | 39 | 109 | S47 | 69 | 11 | S17 | 99 | 45 |
| C6 | 10 | 74 | S76 | 40 | 110 | S46 | 70 | 12 | S16 | 100 | 46 |
| C5 | 11 | 75 | S75 | 41 | 111 | S45 | 71 | 14 | S15 | 101 | 47 |
| C4 | 12 | 76 | S74 | 42 | 112 | S44 | 72 | 15 | S14 | 102 | 48 |
| C3 | 13 | 78 | S73 | 43 | 113 | S43 | 73 | 17 | S13 | 103 | 49 |
| C2 | 14 | 79 | S72 | 44 | 114 | S42 | 74 | 18 | S12 | 104 | 50 |
| C1 | 15 | 81 | S71 | 45 | 115 | S41 | 75 | 19 | S11 | 105 | 51 |
| $\mathrm{V}_{\text {SS }}$ (GND) | 16 | 82 | S70 | 46 | 116 | S40 | 76 | 20 | S10 | 106 | 52 |
| $\mathrm{V}_{\text {SS5 }}$ | 17 | 83 | S69 | 47 | 117 | S39 | 77 | 21 | S9 | 107 | 53 |
| $V_{\text {SS4 }}$ | 18 | 84 | S68 | 48 | 118 | S38 | 78 | 22 | S8 | 108 | 54 |
| $\mathrm{V}_{\text {SS3 }}$ | 19 | 85 | S67 | 49 | 119 | S37 | 79 | 24 | S7 | 109 | 55 |
| $\mathrm{V}_{\text {SS2 }}$ | 20 | 86 | S66 | 50 | 120 | S36 | 80 | 25 | S6 | 110 | 56 |
| $\mathrm{V}_{\text {SS } 1}$ | 21 | 88 | S65 | 51 | 121 | S35 | 81 | 27 | S5 | 111 | 57 |
| CS | 22 | 89 | S64 | 52 | 122 | S34 | 82 | 28 | S4 | 112 | 58 |
| $C / \bar{D}$ | 23 | 91 | S63 | 53 | 123 | S33 | 83 | 29 | S3 | 113 | 59 |
| SI | 24 | 92 | S62 | 54 | 124 | S32 | 84 | 30 | S2 | 114 | 60 |
| $\overline{\text { SHT }}$ | 25 | 93 | S61 | 55 | 125 | S31 | 85 | 31 | S1 | 115 | 61 |
| 9D/47D | 26 | 94 | S60 | 56 | 126 | S30 | 86 | 32 | C17 | 116 | 62 |
| $\overline{\mathrm{RST}}$ | 27 | 95 | S59 | 57 | 127 | S29 | 87 | 33 | C16 | 117 | 63 |
| SO | 28 | 96 | S58 | 58 | 128 | S28 | 88 | 34 | - | - | - |
| $V_{D D}$ | 29 | 97 | S57 | 59 | 1 | S27 | 89 | 35 | - | - | - |
| OSC1 | 30 | 98 | S56 | 60 | 2 | S26 | 90 | 36 | - | - | - |

PACKAGE DIMENSIONS
(Unit : mm)


Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 2000 Oki Electric Industry Co., Ltd.

