## DOT MATRIX LCD CONTROLLER DRIVER

## GENERAL DESCRIPTION

The MSM6562B-xx controls a character type dot matrix LCD in combination with an 8-bit or 4bit microcontroller.
The MSM6562B-xx can control a display of up to 40 characters. With the display data serial transfer function, the MSM6562B-xx, when used in combination with the character extension IC (MSM5259), can control a maximum of 80 characters.

## FEATURES

- Easy interface with an 8-bit or 4-bit microcontroller.
- Dot matrix LCD controller driver for $5 \times 7$ dots font or $5 \times 10$ dots font.
- Automatic power ON reset.
- 16 COMMON signal drivers and 100 SEGMENT signal drivers are built in.
- Can control up to 80 characters when used in combination with MSM5259.
- Built-in character generator ROM for 160 characters with $5 \times 7$ dots font and 32 characters with $5 \times 10$ dots font.
- Character patterns can be programmed by CG RAM. ( $5 \times 8$ dots font: 8 kinds, $5 \times 11$ dots font: 4 kinds)
- $1 / 8$ duty ( 1 line; $5 \times 7$ dots + cursor), $1 / 11$ duty ( 1 line; $5 \times 10$ dots + cursor), or $1 / 16$ duty ( 2 lines; $5 \times 7$ dots + cursor) selectable.
- Built-in RC oscillation circuit by an external resistor or an internal resistor.
- Built-in bias dividing resistors for LCD driving.
- Built-in contrast adjusting circuit.
- Bidirectional transfer available on segment output.
- Aluminum pad chip (Product name: MSM6562B-xx)
xx indicates code number.



## INPUT AND OUTPUT CONFIGURATION



Applied to Pin E.


Applied to Pins $T_{1}, T_{2}$ and $T_{3}$.


Applied to $\mathrm{DB}_{0}-\mathrm{DB}_{7}$.


Applied to DO, CP, L and DF.

## PIN DESCRIPTIONS

| Symbol | Description |
| :---: | :---: |
| R/W | Read/write selection input pin. " H ": Read, and "L": Write |
| RS $0_{0}, \mathrm{RS}_{1}$ | Register selection input pins. $\mathrm{RS}_{0}$ "H" RS " "H": Data register <br>  $\mathrm{RS}_{0}$ "L" $\mathrm{RS}_{1}$ "H": Instruction register <br> $\mathrm{RS}_{0} \mathrm{LL} \mathrm{RS}_{1} \mathrm{LL} "$ Contrast register  |
| E | Input pin for data input/output between CPU and MSM6562B-xx and for activating instruction. |
| $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ | Input/output pins for data send/receive between CPU and MSM6562B-xx. |
| $\begin{gathered} \text { OSC }_{1}, \text { OSC }_{2} \\ \text { OSC }_{R} \end{gathered}$ | Clock oscillating pins required for internal operation upon receipt of CPU instruction and the LCD drive signal. <br> When oscillated by an external resistor, connect a resistor between $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$. When oscillated by a built-in resistor, connect $\mathrm{OSC}_{\mathrm{R}}$ and $\mathrm{OSC}_{2}$ externally. |
| $\mathrm{COM}_{1}-\mathrm{COM}_{16}$ | LCD COMMON signal output pins. |
| $\mathrm{SEG}_{1}-\mathrm{SEG}_{100}$ | LCD SEGMENT signal output pins. |
| SHL ${ }_{0}$, $\mathrm{SHL}_{1}$ | Input pins to control the transfer direction of the SEGMENT signal output data. See table below. |
| D0 | Data output pin to send serial data to the character extension IC. |
| CP | Clock output pin to transfer the serial data to the character extension IC. |
| L | Latch output pin to latch the transferred data to the character extension IC. |
| DF | Output pin for the alternating signal (DF, display frequency) required for an LCD display. |
| $V_{\text {D }}$ | Power supply pin. |
| $\mathrm{V}_{S S}$ | Ground pin. |
| $V_{1}-V_{5}, V_{3}{ }^{\prime}$ | Bias voltage input pins to drive an LCD and bias setting pin. (Built-in bias dividing resistor) <br> $1 / 4$ bias : Connect $V_{2}$ and $V_{3}$. Leave $V_{3}$ ' open. <br> $1 / 5$ bias : Connect $V_{3}$ and $V_{3}{ }^{\prime}$. <br> Since $V_{\text {LCD }}$ value depends on $V_{5}$ voltage, connect a variable resistor between $V_{5}$ pin and $V_{S S}$ potential or connect $V_{5}$ pin and $V_{5}$ ' pin to adjust $V_{\text {LCD }}$. |
| $V_{5}{ }^{\prime}$ | Contrast adjusting voltage output pin. |


| SHL $_{\mathbf{0}}$ | SHL $_{1}$ | Segment data transfer direction |
| :---: | :---: | :--- |
| $L$ | $L$ | SEG $_{1} \rightarrow$ SEG $_{100}$ |
| $L$ | $H$ | SEG $_{100} \rightarrow \mathrm{SEG}_{1}$ |
| $H$ | $L$ | SEG $_{1} \rightarrow \mathrm{SEG}_{50} \Rightarrow \mathrm{SEG}_{100} \rightarrow \mathrm{SEG}_{51}$ |
| $H$ | $H$ | SEG $_{100} \rightarrow \mathrm{SEG}_{1}$ |

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit | Applicable Pin |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +7.0 | V | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{S S}$ |
| $\begin{array}{l}\text { Supply voltage for } \mathrm{LCD} \\ \text { display }\end{array}$ | $\begin{array}{c}\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \\ \mathrm{~V}_{4}, \mathrm{~V}_{5},\end{array}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V | $\mathrm{~V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$, |
| $\mathrm{V}_{4}, \mathrm{~V}_{5}$ |  |  |  |  |  |$]$

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Range | Unit | Applicable Pin |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | - | 4.5 to 5.5 | V | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{S S}$ |
| LCD driving voltage | $\mathrm{V}_{\mathrm{LCD}}$ | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S} 1 / 4$ bias ${ }^{* 1}$ | 3.0 to $5.5^{*}{ }^{*}$ | V | $\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{5}$ |
|  |  | 3.0 to $5.5^{* 3}$ | V |  |  |
| Operating temperature | $\mathrm{T}_{\mathrm{op}}$ | - | -30 to +85 | ${ }^{\circ} \mathrm{C}$ | - |

*1 This voltage should be applied to $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{5}$.
Voltages applicable to $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ are as follows:
$\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}-1 / 4\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{5}\right)$
$\mathrm{V}_{2}=\mathrm{V}_{3}=\mathrm{V}_{\mathrm{DD}}-1 / 2\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{5}\right)$
$\mathrm{V}_{4}=\mathrm{V}_{\mathrm{DD}}-3 / 4\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{5}\right)$
*2 This voltage should be applied to $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{5}$.
Voltages applicable to $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ are as follows:
$\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}-1 / 5\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{5}\right)$
$V_{2}=V_{D D}-2 / 5\left(V_{D D}-V_{5}\right)$
$\mathrm{V}_{3}=\mathrm{V}_{\mathrm{DD}}-3 / 5\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{5}\right)$
$\mathrm{V}_{4}=\mathrm{V}_{\mathrm{DD}}-4 / 5\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{5}\right)$
*3 The relation of $V_{D D}>V_{1}>V_{2} \geq V_{3}\left(=V_{3}{ }^{\prime}\right)>V_{4}>V_{5} \geq V_{S S}$ must be kept.
(High $\leftarrow \quad \rightarrow$ Low)
LCD driving voltage can be adjusted by varying $\mathrm{V}_{5}$.
However, $\mathrm{V}_{5}$ cannot be used under $\mathrm{V}_{\text {SS }}$ voltage.

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition |  | Min. | Typ. | Max. | Unit | Applied Pin |
| "H" input voltage | $\mathrm{V}_{1+1}$ | - |  | 2.2 | - | $V_{D D}$ | V | $\begin{gathered} \mathrm{R}_{\mathrm{R}, \mathrm{RS}_{0}, \mathrm{RS}_{1}, \mathrm{E},}^{\mathrm{DB} \mathrm{~B}_{0}-\mathrm{DB} \mathrm{~B}_{7}} . \end{gathered}$ |
| "L" input voltage | $\mathrm{V}_{\text {IL1 }}$ | - |  | -0.3 | - | 0.6 | V |  |
| "H" input voltage | $\mathrm{V}_{\mathrm{H} 2}$ | - |  | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | $\begin{gathered} \text { OSC }_{1} \\ \text { SHL }_{0}, \text { SHL }_{1} \end{gathered}$ |
| "L" input voltage | $\mathrm{V}_{\text {IL2 }}$ | - |  | -0.3 | - | 0.8 | V |  |
| "H" output voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{0}=-0.205 \mathrm{~mA}$ |  | 2.4 | - | - | V | $\mathrm{DB}_{0}-\mathrm{DB}_{7}$ |
| "L" output voltage | V0L1 | $\mathrm{I}_{0}=1.6 \mathrm{~mA}$ |  | - | - | 0.4 | V |  |
| "H" output voltage | $\mathrm{V}_{\text {OH2 }}$ | $\mathrm{I}_{0}=-40 \mu \mathrm{~A}$ |  | $0.9 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V | $\begin{gathered} \text { DO, CP, L, } \\ \text { DF, OSC2 } \end{gathered}$ |
| "L" output voltage | V0L2 | $\mathrm{I}_{0}=40 \mu \mathrm{~A}$ |  | - | - | $0.1 V_{D D}$ | V |  |
| COM voltage drop | $\mathrm{V}_{\mathrm{c}}$ | $\begin{aligned} & \mathrm{I}_{0}= \pm 40 \mathrm{\mu A} \\ & \text { (Note 1) } \end{aligned}$ |  | - | - | 2.3 | V | $\mathrm{COM}_{1}-\mathrm{COM}_{16}$ |
| SEG voltage drop | $V_{S}$ | $\begin{aligned} & I_{0}= \pm 40 \mu \mathrm{~A} \\ & \text { (Note 1) } \end{aligned}$ |  | - | - | 3.0 | V | $\mathrm{SEG}_{1}-\mathrm{SEG}_{100}$ |
| Input leakage current | ILL | $V_{1}=V_{D D}$ |  | - | - | 1 | $\mu \mathrm{A}$ | E, SHLO, SHL 1 |
|  |  | $V_{1}=V_{S S}$ |  | - | - | -1 | $\mu \mathrm{A}$ |  |
| "H" input current | $\mathrm{I}_{\mathrm{H} 2}$ | $V_{1}=V_{D D}$ <br> Except the current flowing to the pull-up resistor and output driving MOS. |  | - | - | 2 | $\mu \mathrm{A}$ | $\begin{gathered} \mathrm{R} / \mathrm{W}, \mathrm{RS}_{0}, \mathrm{RS}_{1}, \\ \mathrm{DB}_{0}-\mathrm{DB}_{7} \end{gathered}$ |
| "L" input current | ILL2 | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \\ & V_{I}=V_{S S} \end{aligned}$ |  | -34 | -83 | -204 | $\mu \mathrm{A}$ |  |
| Supply current | $\mathrm{I}_{\mathrm{DD}}$ | $V_{D D}=5.0 \mathrm{~V}$ <br> $E=$ "L" level, SHL $_{0}, S H L_{1}=$ "L" level Built-in $\mathrm{R}_{\mathrm{f}}$ Oscillation or external clock input to OSC ${ }_{1}$. <br> External clock frequency ( $\mathrm{f}_{\mathrm{in}}$ ) is 270kHz. <br> $\mathrm{R} / \mathrm{W}, \mathrm{RS}_{0}, \mathrm{RS}_{1}$, and $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ are open. <br> Output pins are all no load. Except bias current for LCD driving. (Note 2, 3, 4) |  | - | - | 1 | mA | $V_{D D}$ |
| LCD driving bias resistance | LBR | - |  | 2 | 4 | 8 | k $\Omega$ | $\begin{gathered} V_{D D}-V_{1}, V_{1}-V_{2} \\ V_{2}-V_{3}, V_{3}-V_{4} \\ V_{4}-V_{5} \end{gathered}$ |
| Variable range by built-in variable resistor for LCD driving voltage | VLCD MAX | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, 1 / 5$ bias |  | 4.6 | - | - | V | $V_{D D}-V_{5}\left(V_{5}{ }^{\prime}\right)$ |
|  | $V_{\text {LCD }}$ MIN | $V_{D D}=5.0 \mathrm{~V}, 1 / 5$ bias |  | - | - | 3.7 |  |  |
| LCD driving bias voltage (external input) | VLCD1 | $\begin{aligned} & V_{D D}-V_{5} \\ & \text { (Note 5) } \end{aligned}$ | 1/5 bias | 3.0 | - | 5.5 | V | $\begin{gathered} V_{D D}, V_{1}, V_{2}, V_{3}, \\ V_{3}^{3}, V_{4}, V_{5}, \end{gathered}$ |
|  | $\mathrm{V}_{\mathrm{LCD} 2}$ |  | 1/4 bias | 3.0 | - | 5.5 |  |  |

(Note 1) Applies to the voltage drop $\left(\mathrm{V}_{\mathrm{C}}\right)$ from $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}, \mathrm{~V}_{4}$ and $\mathrm{V}_{5}$ to each COMMON pin $\left(\mathrm{COM}_{1}\right.$ to $\left.\mathrm{COM}_{16}\right)$ as well as to voltage drop $\left(\mathrm{V}_{\mathrm{S}}\right)$ from $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{5}$ to each SEG pin ( $\mathrm{SEG}_{1}$ to $\mathrm{SEG}_{100}$ ) when $40 \mu \mathrm{~A}$ is flowed through one COM or SEG pin. When output level is at $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}$, or $\mathrm{V}_{2}$ level, $40 \mu \mathrm{~A}$ is flowed out, while $40 \mu \mathrm{~A}$ is flowed in when the output level is at $\mathrm{V}_{3}, \mathrm{~V}_{4}$ or $\mathrm{V}_{5}$ level.

This occurs when 5 V is input to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}$ and $\mathrm{V}_{2}$, and 0 V is input to $\mathrm{V}_{3}, \mathrm{~V}_{4}$ and $V_{5}$.
(Note 2) Applies to the current value flowed in the pin $V_{D D}$, in the case of $V_{D D}=5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{1}, \mathrm{~V}_{2}=5 \mathrm{~V}, \mathrm{~V}_{3}, \mathrm{~V}_{4}, \mathrm{~V}_{5}=0 \mathrm{~V}$ and $\mathrm{V}_{5}$ is open.
(Note 3) Built-in $R_{f}$ oscillation circuit


Minimum wiring is required between OSC $_{R}$ and OSC $_{2}$. Leave OSC $_{1}$ open.
(Note 4) External clock input circuit

| $\mathrm{OSC}_{1}$ | $<{ }^{\text {Input pulse }}$ Leave $\mathrm{OSC}_{\mathrm{R}}$ and $\mathrm{OSC}_{2}$ open. |  |
| :--- | :--- | :--- |
| $\mathrm{OSC}_{\mathrm{R}}$ | - |  |
| $\mathrm{OSC}_{2}$ | - |  |

(Note 5) Input the voltage to $\mathrm{V}_{5}$. (However, $\mathrm{V}_{5}$ cannot be used under $\mathrm{V}_{\mathrm{SS}}$ voltage.)

| N (number of $L C D$ <br> Pin lines) | 1-line mode <br> Bias $: \mathbf{1} / \mathbf{4}$ | 2-line mode <br> Bias $: \mathbf{1} / \mathbf{5}$ |
| :---: | :---: | :---: |
| $V_{1}$ | $V_{D D}-\frac{V_{L C D}}{4}$ | $V_{D D}-\frac{V_{L C D}}{5}$ |
| $V_{2}$ | $V_{D D}-\frac{V_{L C D}}{2}$ | $V_{D D}-\frac{2 V_{L C D}}{5}$ |
| $V_{3}$ | $V_{D D}-\frac{V_{L C D}}{2}$ | $V_{D D}-\frac{3 V_{L C D}}{5}$ |
| $V_{4}$ | $V_{D D}-\frac{3 V_{L C D}}{4}$ | $V_{D D}-\frac{4 V_{L C D}}{5}$ |
| $V_{5}$ | $V_{D D}-V_{L C D}$ | $V_{D D}-V_{L C D}$ |

At $1 / 4$ bias : Connect $V_{2}$ and $V_{3}$ externally and leave $V_{3}$ ' open.
At $1 / 5$ bias : Connect $V_{3}$ and $V_{3}$ ' externally.
$\mathrm{V}_{\mathrm{LCD}}$ is the LCD driving voltage. (For N [number of LCD lines], refer to the explanation of the Function setting instruction of the instruction code.)

AC Characteristics

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Applicable Pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{f}}$ clock oscillation frequency | $\mathrm{fosc}^{1}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=120 \mathrm{k} \Omega \pm 2 \% \\ & \text { (Note 1) } \end{aligned}$ | 175 | 270 | 350 | kHz | $\begin{aligned} & \mathrm{OSC}_{1} \\ & \mathrm{OSC}_{2} \end{aligned}$ |
| External clock frequency | $\mathrm{f}_{\mathrm{N}}$ | $\mathrm{OSC}_{R}$ and $\mathrm{OSC}_{2}$ are open. Input a pulse to $\mathrm{OSC}_{1}$. <br> (Note 4) | 125 | - | 480 | kHz | OSC $_{1}$ |
| External clock duty | $\mathrm{f}_{\text {duty }}$ | (Note 2) | 45 | 50 | 55 | \% | OSC $_{1}$ |
| External clock rise time | $t_{\text {ff }}$ | (Note 3) | - | - | 0.2 | $\mu \mathrm{s}$ | OSC ${ }_{1}$ |
| External clock fall time | tff | (Note 3) | - | - | 0.2 | $\mu \mathrm{S}$ | OSC $_{1}$ |
| Built-in $R_{f}$ clock oscillation frequency | $\mathrm{f}_{0} \mathrm{SO}$ | OSC $_{1}$ is open. (Note 5) Connect $\mathrm{OSC}_{\mathrm{R}}$ and $\mathrm{OSC}_{2}$. | 140 | 280 | 480 | kHz | $\begin{aligned} & \text { OSC }_{1} \\ & \text { OSC }_{R} \\ & \text { OSC }_{2} \end{aligned}$ |

(Note 1)

$\mathrm{R}_{\mathrm{f}}=120 \mathrm{k} \Omega \pm 2 \%$
Minimum wiring is required between $\mathrm{OSC}_{1}$ and $\mathrm{R}_{\mathrm{f}}$ and between $\mathrm{OSC}_{2}$ and $\mathrm{R}_{\mathrm{f}}$.
Leave OSC $_{R}$ open.
(Note 2)


$$
\mathrm{f}_{\text {duty }}=\mathrm{t}_{\mathrm{HW}} /\left(\mathrm{t}_{\mathrm{HW}}+\mathrm{t}_{\mathrm{LW}}\right) \times 100(\%)
$$

(Note
3) Applies to the pulse to be input to $\mathrm{OSC}_{1}$.

(Note 4) See Note 4 to "DC Characteristics."
(Note 5) See Note 3 to "DC Characteristics."

## Switching Characteristics

1. Timing for input from the CPU (write operation)

$$
\left(\mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 5.5 \mathrm{~V}, \mathrm{Ta}=-30 \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \mathrm{W}, \mathrm{RS}_{0}$ and $\mathrm{RS}_{1}$ setup time | $\mathrm{t}_{\mathrm{B}}$ | 40 | - | - | ns |
| E "H" pulse width | $\mathrm{t}_{W}$ | 220 | - | - | ns |
| $\mathrm{R} / \mathrm{W}, \mathrm{RS}_{0}$ and $\mathrm{RS}_{1}$ hold time | $\mathrm{t}_{\mathrm{A}}$ | 10 | - | - | ns |
| E rise time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 20 | ns |
| E fall time | $\mathrm{t}_{\mathrm{f}}$ | - | - | 20 | ns |
| E "L" pulse width | $\mathrm{t}_{\mathrm{L}}$ | 210 | - | - | ns |
| E cycle time | $\mathrm{t}_{\mathrm{C}}$ | 500 | - | - | ns |
| $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ input data setup time | $\mathrm{t}_{\mathrm{l}}$ | 100 | - | - | ns |
| $\mathrm{DB}_{0}$ to $\mathrm{DB} \mathrm{B}_{7}$ input data hold time | $\mathrm{t}_{\mathrm{H}}$ | 10 | - | - | ns |


2. Timing for output to the CPU (read operation)

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-30$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| $\mathrm{R} / \mathrm{W}, \mathrm{RS}_{0}$ and $\mathrm{RS} \mathrm{S}_{1}$ setup time | $t_{B}$ | 40 | - | - | ns |
| E "H" pulse width | $\mathrm{t}_{\mathrm{w}}$ | 220 | - | - | ns |
| $\mathrm{R} / \mathrm{W}, \mathrm{RS} \mathrm{S}_{0}$ and $\mathrm{RS} \mathrm{S}_{1}$ hold time | $t_{A}$ | 10 | - | - | ns |
| E rise time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 20 | ns |
| E fall time | $t_{f}$ | - | - | 20 | ns |
| E "L" pulse width | tL | 210 | - | - | ns |
| E cycle time | $t_{c}$ | 500 | - | - | ns |
| $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ data ouput delay time | $t_{D}$ | - | - | 150 | ns |
| $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ data ouput hold time | $\mathrm{t}_{0}$ | 20 | - | - | ns |


3. Timing for output to character extension IC

| $\left(V_{D D}=4.5\right.$ to $\left.5.5 \mathrm{~V}, \mathrm{Ta}=-30 \mathrm{to}+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min. | Typ. | Max. | Unit |  |
| CP "H" pulse width | $\mathrm{t}_{\mathrm{HW} 1}$ | 800 | - | - | ns |  |
| CP "L" pulse width | $\mathrm{t}_{\mathrm{LW}}$ | 800 | - | - | ns |  |
| DO setup time | $\mathrm{t}_{\mathrm{S}}$ | 300 | - | - | ns |  |
| DO hold time | $\mathrm{t}_{\mathrm{DH}}$ | 300 | - | - | ns |  |
| L clock setup time | $\mathrm{t}_{\mathrm{SU}}$ | 500 | - | - | ns |  |
| L clock hold time | $\mathrm{t}_{\mathrm{H} O}$ | 100 | - | - | ns |  |
| L"H" pulse width | $\mathrm{t}_{\mathrm{HW} 2}$ | 800 | - | - | ns |  |
| DF delay time | $\mathrm{t}_{\mathrm{M}}$ | -1000 | - | 1000 | ns |  |



## FUNCTIONAL DESCRIPTION

## 1. Instruction Register (IR), Data Register (DR), Contrast Register (CR)

These three registers are selected by the register selector pins, $\mathrm{RS}_{0}$ and $\mathrm{RS}_{1}$.
When $\mathrm{RS}_{0}$ and $\mathrm{RS}_{1}$ are " H " level input, the DR is selected and when $\mathrm{RS}_{0}=$ "L" level input and $\mathrm{RS}_{1}$ $=$ "H", the IR is selected. On the other hand, when $R S_{0}$ and $R S_{1}$ are "L" level input, the CR is selected. (When $\mathrm{RS}_{0}=$ "H" level input and $\mathrm{RS}_{1}=$ "L", the registers are ignored.)
The IR is used to store the address codes for the display data RAM (DD RAM) or character generator RAM (CG RAM) and instruction codes.
The IR can be written into, but not be read out by the microcomputer (CPU).
The CR can be used to read out and write. The CR values provide 0 to $1 F$ (hexadecimal) and when this value is $0, \mathrm{~V}_{\text {LCD }}$ is lowest. On the other hand, when it is 1 F , it is highest. (The initial value is 1F.) Therefore, the contrast can be adjusted by varying the $C R$ value (providing that $V_{5}$ and $V_{5}{ }^{\prime}$ are connected).
The DR is used to write into/read out the data to/from the DD RAM or CG RAM.
The data written to the DR by the CPU is automatically written to the DD RAM or CG RAM as an internal operation.
When an address code is written to the IR, the data (of the specified address) is automatically transferred from the DD RAM or CG RAM to the DR. By having the CPU subsequently read the DR (from the DR data), it is possible to verify the DD RAM or CG RAM data.
After the writing of the DR by the CPU, the DD RAM or CG RAM of the next address is selected to be ready for the next CPU writing. Likewise, after the reading out of the DR by the CPU, the DD RAM or CG RAM data is read out by the DR to be ready for the next CPU reading. Write/read to and from the three registers is carried out by the READ/WRITE (R/W) pin.

Table 1 Register and R/W pins function table

| R/W | RS $_{0}$ | RS $_{1}$ | Function |
| :---: | :---: | :---: | :--- | :--- |
| L | L | H | IR write |
| H | L | H | Read of busy flag (BF) and address counter (ADC) |
| L | H | H | DR write |
| H | H | H | DR read |
| L | L | L | CR write |
| H | L | L | CR read |

## 2. Busy Flag (BF)

When the busy flag output is at "H", it indicates that the MSM6562B-xx is engaged in internal operation.
When the busy flag is at " H " level, any new instruction is ignored.
When $\mathrm{R} / \mathrm{W}=" \mathrm{H} ", \mathrm{RS}_{0}=" \mathrm{~L} "$, and $\mathrm{RS}_{1}=$ "H", the busy flag is output from $\mathrm{DB}_{7}$.
New instruction should be input when BF is "L" level.
When the busy flag is set to " H ", the output code of the address counter (ADC) are undefined.

## 3. Address Counter (ADC)

The address counter (ADC) allocates the address for the DD RAM and CG RAM and also for the cursor display.
When the instruction code for the DD RAM address or CG RAM address setting is input to the IR, after deciding whether it is the DD RAM or CG RAM, the address code is transferred from the IR to the ADC. After writing (reading) the display data to (from) the DD RAM or CG RAM, the ADC is automatically incremented (decremented) by 1 as its internal operation.
The data of the ADC is output to $\mathrm{DB}_{0}-\mathrm{DB}_{6}$ under the conditions that $\mathrm{R} / \mathrm{W}=$ " H ", $\mathrm{RS}_{0}=$ " L ", $\mathrm{RS}_{1}$ = "H" and BF = "L".

## 4. Timing Generator Circuit

This circuit generates timing signals used for internal operations upon receipt of CPU instruction. It also generates timing signals for activating such internal circuits as the DDRAM, CG RAM and CG ROM.
It is so designed that the internal operation caused by accessing from the CPU will not interfere with the internal operation caused by the LCD display.
Consequently, when data is written from the CPU to DD RAM no ill effect, e.g., flickering occurs in portions other than the display where the data is written.
In addition, the circuit generates transfer signals to the character extension IC (MSM5259).

## 5. Display Data RAM (DD RAM)

This RAM is used to store the display data of 8-bit character codes (see Table 2).
DD RAM address corresponds to the display position of the LCD. The correspondence between the two is described in the following.


1-1) Correspondence between address and display position in the 1-line display mode


1-2) When the MSM6562B-xx alone is used, up to 20 characters can be displayed from the first digit to the twentieth digit.

| First digit | 2 | 3 | 4 |  | 19 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 01 | 02 | 03 | $\sim$ | 12 | 13 |

When the display is shifted by instruction, the correspondence between the LCD display position and the DD RAM address changes as shown below:

| First digit |  |  |  |  |  | $19 \quad 20$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (Display shifted to right) | 4 F | 00 | 01 | 02 | $\sim$ | 11 | 12 |
| First digit |  |  |  |  |  | 19 | 20 |
| (Display shifted to left) | 01 | 02 | 03 | 04 | $\sim$ | 13 | 14 |

1-3) When the MSM6562B-xx is used with one MSM5259, up to 28 characters can be displayed from the first digit to the twenty-eighth digit as shown below:

| First digit | 2 | 3 | 4 |  | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 01 | 02 | 03 | $\sim$ | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MSM6562B-xx display MSM5259 disp |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

When the display is shifted by instruction, the correspondence between the LCD display and DD RAM address changes as shown below:


1-4) Since the MSM6562B-xx has a DD RAM with a capacity of 80 characters, up to 8 devices of MSM5259 can be connected to MSM6562B-xx so that 80 characters can be displayed.


2-1) Correspondence between address and display position in the 2-line display mode

| First digit |  |  |  |  |  |  | 2 | 3 | 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

(Note) Note that the last address of the first line and the leading address of the second line are not consecutive.

2-2) When the MSM6562B-xx alone is used, up to 40 characters ( 20 character $\times 2$ lines) can be displayed from the first digit to the twentieth digit.

| First digit |  |  |  | 2 | 3 | 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

When the display is shifted by instruction, the correspondence between the LCD display position and the DD RAM address changes as shown below:
(Display shifted to right)

|  |  | 2 | 3 | 4 |  | 19 | 20 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First line | 27 | 00 | 01 | 02 | $\sim$ | 11 | 12 |
| Second line | 67 | 40 | 41 | 42 | $\sim$ | 51 | 52 |

(Display shifted to left)

| First digit |  |  |  |  | 2 | 3 | 4 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 19 | 20 |  |  |  |  |  |
| First line | 01 | 02 | 03 | 04 | $\simeq$ | 13 | 14 |
| Second line | 41 | 42 | 43 | 44 | $\simeq$ | 53 | 54 |
|  |  |  |  |  |  |  |  |

2-3) When the MSM6562B-xx is used with one MSM5259, up to 56 characters ( 28 characters $\times 2$ lines) can be displayed from the first digit to the twenty-eighth digit as shown below:

| First digit |  | 2 | 3 | 4 |  | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First line | 00 | 01 | 02 | 03 | $\sim$ | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B |
| Second line | 40 | 41 | 42 | 43 | - | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5A | 5B |
| MSM6562B-xx display MSM5259 display |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

When the display is shifted by instruction, the correspondence between the LCD display position and the DD RAM address changes as shown below:
(Display shifted to right)

| First digit 23 |  |  |  |  |  | $19 \quad 20$ |  | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First line | 27 | 00 | 01 | 02 | $\sim$ | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A |
| Second line | 67 | 40 | 41 | 42 | - | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5A |
| MSM6562B-xx display MSM5259 dis |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

(Display shifted to left)


2-4) Since the MSM6562B-xx has a DD RAM with a capacity of 80 characters, up to 3 devices of MSM5259 can be connected to the MSM6562B-xx in the 2-line display mode.

(3) display
(Only the half of the segment output pins, i.e., $0_{1}$ to $0_{20}$, are used.)

## 6. Character Generator ROM (CG ROM)

The CG ROM is used to generate $5 \times 7$ dot ( 160 kinds) character patterns or $5 \times 10 \operatorname{dot}$ ( 32 kinds) character patterns from an 8-bit DD RAM character code signal.
The correspondence of 8-bit character codes to character patterns is shown in Table 2.
When the 8-bit character code of the CG ROM is written to the DD RAM, the character pattern of the CG ROM corresponding to the code is displayed on the LCD display position corresponding to the DD RAM address.

|  Upper <br> Lower <br> 4 bits  | $\begin{aligned} & \text { MSB } \\ & 0000 \end{aligned}$ | 00 |  | 001 |  | 0100 |  |  | 101 | 011 |  |  | 111 | 1010 |  | 1011 |  | 1100 |  | 1101 |  | 1110 |  | 111 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0000 \\ & \text { LSB } \end{aligned}$ | $\begin{aligned} & \text { CG } \\ & \text { RAM (1) } \end{aligned}$ |  |  | 0 | \％ | ＠ | ？i | P | $\cdots$ | 1 |  | p | \％ |  |  | － | ．．．．． | 夕 | \％ | ミ | 플 | $\alpha$ | \％＇ | P | \％ |
| 0001 | （2） | ！ | $!$ | 1 | 1 | A | $\cdots$ | Q | \％ | a | 판 | q | －－ | 。 | \＃ | ア | ${ }^{\text {a }}$ | チ | ？ | 4 | ：＇， | ä | $\cdots$ | q | － |
| 0010 | （3） | ＂ | ： | 2 | $\cdots$ | B | $=$ | R | ? | b | ：－ | $r$ | ；＊ | 「 | ！ | イ | － | ツ | ：！ | $x$ | $\because$ | $\beta$ |  | $\Theta$ | $\cdots$ |
| 0011 | （4） | \＃ | $4$ | 3 | $\cdots$ | C | $\cdots$ | S | $\ldots$ | c | ：－．．． | s | … | 」 | $\ldots$ | ウ |  | テ | $\cdots$ | モ | 플 | $\varepsilon$ | $\cdots$ | $\infty$ | $\because$ |
| 0100 | （5） | \＄ | $\because$ | 4 | －i | D | \％ | T | ： | d |  | t | H | ， | $\because$ | エ | $1$ | 卜 |  | ヤ | $+$ | $\mu$ | － | $\Omega$ | ： |
| 0101 | （6） | \％ | $y$ | 5 |  | E | $=$ | U | $1$ | e | ： | u | ！ | － | $:$ | オ | ＋1 | ナ | $\cdots$ | ユ | 7 | $\sigma$ | 7 | ü | ！ |
| 0110 | （7） | \＆ | $\because$ | 6 | $\cdots$ | F | $\cdots$ | V | ！ | $f$ | $\because$ | $v$ | ！ | 7 |  | 力 | ！ | ＝ | ．－ | $\exists$ | mem | $\rho$ |  | $\Sigma$ | ？ |
| 0111 | （8） | ， | $:$ | 7 |  | G |  | W | ！ | g |  | w | \％ | ア | $z^{2}$ | キ | $\because$ | ヌ | 7 | ラ | ： | g | － | $\pi$ | T． |
| 1000 | （1） | $($ | \％ | 8 |  | H |  | X |  | h | $:$ | x | $\because$ | ィ | －1 | ク | $\because$ | ネ | $\cdots$ | リ | $!$ | $\checkmark$ | \％ | $\overline{\text { X }}$ | $\cdots$ |
| 1001 | （2） | ） | $3$ | 9 | $\cdots$ | 1 | $\mathbf{T}$ | Y | : | i | $1$ | y | ： | ゥ | ： | ヶ | $\cdots$ | ノ | ． | ル | 1： | －1 | －i | $y$ | In |
| 1010 | （3） | ＊ | ： | ： | \＃ | J | ．．il | Z | $\cdots$ | j | ． | z | $\because$ | エ | $=$ | $コ$ | : | 八 | $:$ | $\checkmark$ | ！．${ }^{\prime}$ | j | ． | 千 | 7 |
| 1011 | （4） | ＋ | － | ； | $::$ | K | B | ［ | $\underline{m}$ | k | － | 1 | i | 才 | $\because$ | サ | $\because$ | ヒ | － | 口 | $1$ | x | $\because$ | 万 | $\cdots$ |
| 1100 | （5） | ， | $:$ | ＜ | －：＇ | L |  | ¥ |  | I | $\square$ | 1 | $1$ | ヤ | $\cdots$ | シ | ： | 7 | ． | $ワ$ | 7 | 4 ＇ | ： | 円 | \＃1 |
| 1101 | （9） | － | $\cdots$ | ＝ | ．－п： | M | Bi | ］ | $\ldots$ | m | $0$ | \} | ： | ュ | － | ス | $\because$ | ヘ | ＂： | ン | ＂．．．： | £ |  | $\div$ | $\cdots$ |
| 1110 | （7） | ． | ： | ＞ | $\square$ | N | : | $\wedge$ | $\cdots$ | n | \％ | $\rightarrow$ | $: 2$ | ヨ | $=:=i$ | セ | $1$ | ホ | $\overline{H:}$ | ＝ |  |  |  |  |  |
| 1111 | （8） | 1 | 4 | ？ | ＂： | 0 | ＂－mi | － | ．．．． | 0 | ：－1： | $\leftarrow$ |  | ッ | $3:$ | ソ | $\because$ | マ | $\because$ | － | ： | ö |  |  | \＃\＃ |



## 7. Character Generator RAM (CG RAM)

The CG RAM is used to display user's original character patterns other than those stored in the CG ROM.
The CG RAM has the capacity ( 64 bytes $=512$ bits) to write 8 kinds for $5 \times 7$ dots or 4 kinds for $5 \times 10$ dots.
When displaying character patterns stored in the CG RAM, write 8-bit character codes ( 00 to 07 or 08 to 0 F ; hex.) shown on the left in Table 2 to the DD RAM. It is then possible to output the character pattern to the LCD display position corresponding to the DD RAM address.
The following is a description on how to write and read character patterns to and from the CG RAM.
(1) When the character pattern is $5 \times 7$ dots (see Table 3)

- Method of writing character pattern into the CG RAM by the CPU :

The CG RAM address bits 0 to 2 correspond to the line position of the character pattern. First, set increment or decrement by the CPU, and then input the CG RAM address. After this, write character pattern into the CG RAM through $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ line by line. $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ correspond to the CG RAM data bits 0 to 7 in Table 3.
The display of the character pattern is turned on when " H " is set as input data, while it is turned off when "L" is set as the input data.
Since the ADC is automatically incremented or decremented by 1 after writing the data to the CG RAM, it is not necessary to set the CG RAM address again.
When performing a cursor indication, set to "0" all the input data for the line the CG RAM address bits 0 to 2 of which are all " 1 ".
Although the CG RAM data bits $0 \sim 4$ are output to the LCD as display data, the CG RAM data bits $5 \sim 7$ are not. It is possible, however, to use the CG RAM as a data RAM.

- Method of displaying the CG RAM character pattern to the LCD :

The CG RAM is selected when high-order 4 bits of the character code are all "L".
Since bit 3 of the character code is invalid, the display of " 0 " in Table 3 is selected by character code " 00 " or " 08 " (hex.). When the 8 -bit character code of the CG RAM is written to the DD RAM, the character pattern of the CG RAM is displayed on the LCD display position corresponding to the DD RAM address. (DD RAM data bits 0 to 2 correspond to CG RAM address bits 3 to 5.)
(2) When the character pattern is $5 \times 10$ dots (see Table 4 ).

- Method of writing character pattern into the CG RAM by the CPU :

The CG RAM address bits 0 to 3 correspond to the line position of the character pattern. First, set increment or decrement by the CPU, and then input the CG RAM address.
After this, write the character pattern into the CG RAM through $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ line by line. $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ correspond to the CG RAM data bits 0 to 7 , in Table 4.
The display of the character pattern is turned on when " H " is set as the input data, while it is turned off when " L " is set as the input data.
Since the ADC is automatically incremented or decremented by 1 after writing the data to the CG RAM, it is not necessary to set the CG RAM address again.
When performing a cursor indication, set to " 0 " all the input data for the line the CG RAM address bits 0 to 2 are all " 1 ".
CG RAM data is displayed on the LCD when the CG RAM data ranges from CG RAM data bits 0 to 4 and the CG RAM addresses (address bits 0 to 3 ) are " 0 " to " A " (hex.). Other CG RAM data is not displayed on the LCD (that is, when the CG RAM data ranges from CG RAM data bits 5 to 7 and the CG RAM addresses (address bits 0 to 3) are " B " to " F " (hex.)). It is possible, however, to read such CG RAM data through $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$.

- Method of displaying the CG RAM character pattern to the LCD :

The CG RAM is selected when high-order 4 bits of the character code are all "L".
Since bits 0 and 3 of the character code are invalid, the display of " $\beta$ " in Table 4 is selected by character codes "00", "01", "08" and "09" (hex.).
When the 8-bit character code of the CG RAM character code is written to the DD RAM,the character pattern of the CG RAM is displayed on the LCD display position corresponding to the DD RAM address.
(DD RAM data bits 1 to 2 correspond to CG RAM address bits 4 to 5.)

Table 3 Example of the CG RAM data (character pattern) corresponding to the CG RAM addresses when the character pattern is $5 \times 7$ dots, and relationship between character patterns and the DD RAM data


X : Don't Care

Table 4 Example of the CG RAM data (character pattern) corresponding to the CG RAM addresses when the character pattern is $5 \times 10$ dots, and relationship between character patterns and the DD RAM data


X : Don't care
8. Cursor and Blink Control Circuit

This circuit generates the LCD cursor and blink.
This circuit is under the control of the CPU program. The display of the cursor or blink on the LCD is made at a position corresponding to the DD RAM address set to the ADC.
The figure below shows an example of the cursor and blink position when the value of the ADC is set at "07" (hex.).

(Note) The cursor and blink are displayed even when the CG RAM address is set to the ADC. For this reason, it is necessary to inhibit the display of the cursor and blink while the CG RAM address is set to the ADC.

## 9. LCD Display Circuit $\left(\mathrm{COM}_{1}\right.$ to $\mathrm{COM}_{16}$, $\mathrm{SEG}_{1}$ to $\left.\mathrm{SEG}_{100}, \mathrm{~L}, \mathrm{CP}, \mathrm{DO}, \mathrm{DF}, \mathrm{SHL}_{0}, \mathrm{SHL}_{1}\right)$ :

Since the MSM6562B-xx provides the COM signal outputs (16 outputs) and the SEG signal outputs (100 outputs), even a single MSM6562B-xx device can display 20 characters (1-line display) or 40 characters (2-line display).
The character pattern data is converted into the serial data and is serially transferred through the shift register. The transfer direction of the serial data is controlled by $\mathrm{SHL}_{0}$ and $\mathrm{SHL}_{1}$ and is shown as follows.

| SHL $_{0}$ | SHL $_{1}$ | Transfer direction |
| :---: | :---: | :--- |
| $L$ | $L$ | SEG $_{1} \rightarrow \mathrm{SEG}_{100}$ |
| L | H | $\mathrm{SEG}_{100} \rightarrow \mathrm{SEG}_{1}$ |
| $H$ | L | $\mathrm{SEG}_{1} \rightarrow \mathrm{SEG}_{50} \Rightarrow \mathrm{SEG}_{100} \rightarrow \mathrm{SEG}_{51}$ |
| $H$ | $H$ | $\mathrm{SEG}_{100} \rightarrow \mathrm{SEG}_{1}$ |

Connect SHL $_{0}$ and $\mathrm{SHL}_{1}$ to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$. Keep the set states of the $\mathrm{SHL}_{0}$ and $\mathrm{SHL}_{1}$ pins unchanged during IC operation.

The SEG $_{1}$ to SEG $_{100}$ are used to display 20-digit display on the LCD. To display more than 20 digits, the character extension IC (MSM5259) is used.
The character extension IC (MSM5259) is an extended IC for segment signal output. Interfacing with the MSM5259 is provided through data output pin (DO), clock output pin (CP), latch output pin (L), and display frequency pin (DF). The character pattern data is serially transferred to the MSM5259 through DO and CP. When 60-character (= 1-line display) or 20-character (= 2-line display) is output, the latch pulse is also output through pin L. By this latch pulse, the data transferred serially to the MSM5259 is latched to be used as the display data. The display frequency (DF) signal required when the LCD is displayed is also output from DF pin in synchronization with this latch pulse.

## 10. Built-in Reset Circuit

The MSM6562B-xx is automatically initialized when the power is turned on.
During initialization, the busy flag (BF) holds "H" and does not accept instructions (other than the busy flag read).
The busy flag goes to " H " for 15 ms after $\mathrm{V}_{\mathrm{DD}}$ reaches 4.5 V or more.
During initialization, the MSM6562B-xx executes the following instructions :

- Display clear
- Data length of interface with CPU : 8 bits ( $8 \mathrm{~B} / 4 \mathrm{~B}=$ = $\mathrm{H}^{\prime}$ )
- LCD : 1-line display ( $\mathrm{N}=$ = L ")
- Character font : $5 \times 7$ dots ( $\mathrm{F}=$ " L ")
- ADC : increment (I/D = "H")
- No display shift (S = "L")
- Display : Off ( $\mathrm{D}=$ "L")
- Cursor: Off (C= "L")
- No blink ( $\mathrm{B}=$ " L ")
- Contrast data : 1F (hex.) set

When the built-in reset circuit is used, the power supply conditions shown in the figure below must be satisfied. If they are not satisfied, because in that case the built-in reset circuit does not operate normally, initialize the MSM6562B-xx by instruction through the CPU (see the section on instruction initialization).
If a battery is used as supply voltage source, be sure to initialize the instruction.


## 11. Data Bus with CPU

The MSM6562B-xx has either a one-step access in 8 bits or a two-step access in 4 bits to execute an instruction so that the MSM6562B-xx can interface with both an 8 -bit CPU and a 4 -bit CPU.
(1) When the interface data length is 8 bits

Data buses $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ ( 8 lines) are all used and data input/output is carried out in one step.
(2) When the interface data length is 4 bits

The 8-bit data input/output is carried out in two steps by using only high-order 4 bits of data buses $\mathrm{DB}_{4}$ to $\mathrm{DB}_{7}$ (4 lines).
The first time data input/output is made for high-order 4 bits $\left(\mathrm{DB}_{4}\right.$ to $\mathrm{DB}_{7}$ when the interfaces data length is 8 bits) and the second time data input/output is made for loworder 4 bits ( $\mathrm{DB}_{0}$ to $\mathrm{DB}_{3}$ when the interface data length is 8 bits). Even when the data input/output can be completely made through high-order 4 bits, be sure to make another input/output of low-order 4 bits. (Example : Busy flag read)
Since the data input/output is carried out in two steps but as one execution, no normal data transfer is executed from the next input/output if accessed only once.



## 12. Instruction Code

- Instruction code table



## 13. Description of Instructions

Theinstruction codeis defined as the signal through which the MSM6562B-xx is accessed by the CPU.
The MSM6562B-xx begins operation upon receipt of the instruction code input.
As the internal processing operation of MSM6562B-xx is started with a timing that does not affect the LCD display, the busy status continues longer than the CPU cycle time.
Under the busy status (when the busy flag is set to "H"), the MSM6562B-xx does not execute any instructions other than the busy flag read.
Therefore, it must be confirmed before an instruction code is input from the CPU that the busy flag is set to "L".
(1) Display clear

When this instruction is executed, the LCD display is cleared.
The I/ $D$ value for the entry mode set instruction is set to 1 (increment). The $S$ value for the entry mode set instruction does not change.
When the cursor and blink are being displayed, the blinking and cursor position moves to the left end of the LCD (the left end of the first line in the 2-line display mode).

Instruction code

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

(Note) All DD RAM data goes to "20" (hex.), while the address counter (ADC) goes to " 00 " (hex.) of the DD RAM address. The execution time when the OSC oscillation frequency is 250 kHz is 1.64 ms (max.).
(2) Cursor home

When this instruction is executed, the cursor and blinking position move to the left end of the LCD (to the left end of the first line in the 2-line display mode) when the cursor and blink are being displayed.
When the display is in shift, the display returns to its original position before shifting.

Instruction code

(Note) The address counter (ADC) goes to "00" (hex.) of the DD RAM address. The execution time when the OSC oscillation frequency is 250 kHz is 1.64 ms (max.).
(3) Entry mode set

Instruction code

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{I} / \mathrm{D}$ | S |

(1) When the I/D is set, the 8-bit character code is written or read to and from the DD RAM, the cursor and blink shift to the right by 1 character position (I/D = "H"; increment) or to the left by 1 character position (I/D = "L"; decrement).
The address counter (ADC) is incremented (I/D = "H") or decremented (I/D = "L") by 1 at this time. Even after the character pattern code is written or read to and from the CG RAM, the address counter (ADC) is incremented (I/D = "H") or decremented (I/ D = "L") by 1 .
(2) When $S=$ "H" is set, the character code is written to the DD RAM, and then the cursor and blink stop and the entire display shifts to the left (I/D = "H") or to the right (I/D = "L") by 1 character position.
When the character is read from the DD RAM when $S=$ " H " is set, or when the character pattern data is written or read to or from the CG RAM when $S=$ "H" is set, the entire display does not shift, but normal write/read is performed (the entire display does not shift, but the cursor and blink shift to the right ( $\mathrm{I} / \mathrm{D}=$ " H ") or to the left (I/D = "L") by 1 character position).
When $S=$ "L" is set, the display does not shift, but normal write/read is performed. The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(4) Display ON/OFF control

|  | RS ${ }_{1}$ | RS 0 | R/W | $\mathrm{DB}_{7}$ | DB6 | $\mathrm{DB}_{5}$ | DB4 | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{BB}_{1}$ | DB 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B |

(1) The D bit controls whether the character pattern is displayed or not.

When D is " H ", this bit makes the character pattern display on the LCD.
When D is "L", this bit makes the display of the character pattern turned off. The cursor and blink are also cancelled at this time.
(Note) Different from the display clear, the DD RAM data is absolutely not rewritten.
(2) The cursor goes off when $\mathrm{C}=$ " L " and it is displayed when $\mathrm{D}=$ " H " and $\mathrm{C}=$ " H ".
(3) A blink is cancelled when $\mathrm{B}=$ " L " and a blink is executed when $\mathrm{D}=\mathrm{"H}$ " and $\mathrm{B}=$ " H ". In the blink mode, all dots (including the cursor) and displaying character pattern (including the cursor) are displayed alternately at 409.6 ms (in $5 \times 7$ dots character font) or 563.2 ms (in $5 \times 10$ dots character font) when the OSC oscillation frequency is 250 kHz .
The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(5) Cursor/display shift

Instruction code

| $\mathrm{RS}_{1}$ | RS 0 | R/W | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | DB5 | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | DB2 | $\mathrm{DB}_{1}$ | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | X | X |

When $S / C=$ "L" and $R / L=$ "L", the cursor and blink position are shifted to the left by 1 character position (the ADC is then decremented by 1 ).
When $\mathrm{S} / \mathrm{C}=$ "L" and $\mathrm{R} / \mathrm{L}=$ " H ", the cursor and blink position are shifted to the right by 1 character position (the ADC is then incremented by 1 ).
When $S / C=$ "H" and $R / L=" L$ ", the entire display is shifted to the left by 1 character position.
The cursor and blink position are also shifted together with the display (ADC remains unchanged).
When $S / C=$ " H " and $\mathrm{R} / \mathrm{L}=$ " H ", the entire display is shifted to the right by 1 character position. The cursor and blink position are also shifted together with the display (ADC remains unchanged).
In the 2-line display mode, the cursor and blink position are shifted from the first line to the second line when the cursor is shifted to the right next to the fortieth digit (27; hex.) in the first line. No such shifting is made in other cases.
When shifting the entire display, the display pattern, cursor and blink position are not shifted between lines (from the first line to the second line or vice versa).
The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(6) Function set

Instruction code

| $\mathrm{RS}_{1}$ | RS 0 | R/W | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | DB3 | DB2 | DB1 | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 1 | 8B/4B | N | F | X | X |

(1) When $8 \mathrm{~B} / 4 \mathrm{~B}=" \mathrm{H}$ ", the data input/output to and from the CPU is carried out in one step using 8 bits of $\mathrm{DB}_{7}$ to $\mathrm{DB}_{0}$. When $8 \mathrm{~B} / 4 \mathrm{~B}=" \mathrm{~L}$ ", the data input/output to and from the CPU is carried out in two steps using 4 bits of $\mathrm{DB}_{7}$ to $\mathrm{DB}_{4}$.
(2) The 2-line display mode of the LCD is selected when $\mathrm{N}=$ " H ", while the 1-line display mode is selected when $\mathrm{N}=$ " L ".
(3) The $5 \times 7$ dots character font is slected when $\mathrm{F}=$ "L", while the $5 \times 10$ dots character font is selected when $\mathrm{F}=\mathrm{"H}$ " and $\mathrm{N}=$ "L".
Do this initial setting prior to other instructions except the busy flag read after power is applied to the MSM6562B-xx. After that, no initial setting other than setting of 8B/4B value can be done.

| N | F | Number of display <br> lines | Character font | Duty ratio | Number of biases | Number of <br> COMMON signals |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | 1 | $5 \times 7$ dots | $1 / 8$ | 4 | 8 |
| L | H | 1 | $5 \times 10$ dots | $1 / 11$ | 4 | 11 |
| H | L | 2 | $5 \times 7$ dots | $1 / 16$ | 5 | 16 |
| H | H | 2 | $5 \times 7$ dots | $1 / 16$ | 5 | 16 |

The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$
(7) CG RAM address set

|  | RS ${ }_{1}$ | RS0 | R/W | $\mathrm{DB}_{7}$ | DB6 | DB5 | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | DB ${ }_{1}$ | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | 1 | 0 | 0 | 0 | 1 | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |

The CG RAM address is set to a value indicated by $\mathrm{C}_{5}$ to $\mathrm{C}_{0}$ (binary).
Once the CG RAM address is set, the CG RAM is specified until the DD RAM address is set.
Write/read of the character pattern to and from the CPU begins with the current CGRAM address indicated by $\mathrm{C}_{5}$ to $\mathrm{C}_{0}$.
The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(8) DD RAM address set

|  | RS 1 | RS 0 | R/W | $\mathrm{DB}_{7}$ | DB6 | DB5 | DB4 | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | DB 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | 1 | 0 | 0 | 1 | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |

The DD RAM address is set to a value indicated by $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$ (binary).
Once the DD RAM address is set, the DD RAM is specified until the CG RAM address is set.
Write/read of the character code to and from the CPU begins with the current DD RAM address indicated by $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$.
In the 1-line mode ( $\mathrm{N}=$ " L "), $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$ (binary) must be set to one of the values among " 00 " to "4F" (hex.).
Likewise, in the 2-line mode ( $\mathrm{N}=$ " H "), $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$ (binary) must be set to one of the values among " 00 " to " 27 " (hex.) or " 40 " to " 67 " (hex.).
When any value other than the above is input, it is impossible to make a normal write/ read of character codes to and from the DD RAM.
The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(9) DD RAM and CG RAM data write

|  | RS 1 | RSo | R/W | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | DB5 | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | DB 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | 1 | 1 | 0 | $\mathrm{E}_{7}$ | $\mathrm{E}_{6}$ | $\mathrm{E}_{5}$ | $\mathrm{E}_{4}$ | $\mathrm{E}_{3}$ | $\mathrm{E}_{2}$ | $\mathrm{E}_{1}$ | $\mathrm{E}_{0}$ |

$\mathrm{E}_{7}$ to $\mathrm{E}_{0}$ (binary) codes are written to the DD RAM or CG RAM. Once they are written, the cursor and display move as described in "(5) Cursor/display shift". The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(10) Busy flag and address counter read (execution time $=1 \mu \mathrm{~s}$ )

|  | RS ${ }_{1}$ | RSo | R/W | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | DB5 | $\mathrm{DB}_{4}$ | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | 1 | 0 | 1 | BF | $\mathrm{O}_{6}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{2}$ | $0_{1}$ | $\mathrm{O}_{0}$ |

The busy flag (BF) is output by this instruction to indicate whether the MSM6562B is engaged in internal operations ( $\mathrm{BF}=$ " H ") or not ( $\mathrm{BF}=$ "L").
When $\mathrm{BF}=$ " H ", no new instruction is accepted. It is therefore necessary to confirm $\mathrm{BF}=$ "L" before inputting a new instruction.
When $B F=$ " L ", a correct address counter value is output. The address counter value must match the DD RAM address or CG RAM address. The decision of whether it is a DD RAM address or CG RAM address is made by the address previously set.
Since the address counter value when $\mathrm{BF}=$ " H " may be incremented or decremented by 1 during internal operations, it is not always a correct value.

DD RAM and CG RAM data read

Instruction code

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ |  |  | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{DB}_{0}$ |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | $\mathrm{P}_{7}$ | $\mathrm{P}_{6}$ | $\mathrm{P}_{5}$ | $\mathrm{P}_{4}$ | $\mathrm{P}_{3}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ |  |

Character codes ( $\mathrm{P}_{7}$ to $\mathrm{P}_{0}$ ) are read from the DD RAM, and character patterns ( $\mathrm{P}_{7}$ to $\mathrm{P}_{0}$ ) are read from the CG RAM.
Selection of DD RAM or CG RAM is decided by the address previously set.
After reading those data, the address counter (ADC) is incremented or decremented by 1 as set by the shift mode mentioned in item "(3) Entry mode setting".
The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(Note) Correct data is read if any of the following conditions are met:
1 When the DD RAM address or CG RAM address setting instruction is input before inputting this instruction.
2 When the cursor/display shift instruction is input before inputting this instruction in cases where case the character code from the DD RAM is read.
3 When reading the data after the second reading from RAM when read more than once.
Correct data is not output in any other case.
The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(12) Contrast adjusting data write

|  | RS ${ }_{1}$ | RS 0 | R/W | $\mathrm{DB}_{7}$ | DB6 | DB5 | DB4 | $\mathrm{DB}_{3}$ | DB2 | DB ${ }_{1}$ | DB 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{F}_{4}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{1}$ | $\mathrm{F}_{0}$ |

The contrast adjusting data ( $\mathrm{F}_{4}$ to $\mathrm{F}_{0}$ ) is written to the contrast register. After writing, the voltage output to $\mathrm{V}_{5}$ ' is changed according to the data. When the contents of the contrast register are " 1 F " (hex.), the $\mathrm{V}_{\mathrm{LCD}}$ becomes maximum. When they are " 00 " (hex.), it becomes minimum.
(The contrast adjusting is valid only when the $\mathrm{V}_{5}$ ' and $\mathrm{V}_{5}$ pins are connected externally.)


The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.
(13) Contrast adjusting data read

|  | RS 1 | RS 0 | R/W | $\mathrm{DB}_{7}$ | DB6 | DB5 | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{G}_{4}$ | $\mathrm{G}_{3}$ | $\mathrm{G}_{2}$ | $\mathrm{G}_{1}$ | $\mathrm{G}_{0}$ |

The contents $\left(G_{4}\right.$ to $\left.G_{0}\right)$ of the contrast register are read out.
The execution time, when the OSC oscillation frequency is 250 kHz , is $40 \mu \mathrm{~s}$.

## 14. Interface with LCD and the Character Extension IC (MSM5259)

Display examples when setting the $5 \times 7$ dots character font 1 -line mode (Figure 1 ), $5 \times 10$ dots character font 1-line mode (Figure 2), and $5 \times 7$ dots character font 2-line mode (Figs. 3 and 4) through instructions are shown below.
When the $5 \times 7$ dots character font is set in the 1-line display mode, $\mathrm{COM}_{9}$ to $\mathrm{COM}_{16}$ output the COM signals for turning the display off.
Likewise, when the $5 \times 10$ dots character font is set in the 1-line display mode, $\mathrm{COM}_{12}$ to $\mathrm{COM}_{16}$ output the COM signals for turning the display off.
The display examples show 20 characters ( 40 characters in Figure 3, 32 characters in Figure 4). When the number of MSM5259s are increased according to the increase in the number of characters, it is possible to display a maximum of 80 characters.
The bias voltage required to operate the LCD is made by a bias dividing resistor built in the MSM6562B-xx and this voltage must be input to the MSM5259.
These bias examples are shown in Figures 5, 6, 7 and 8 and there are following two ways for adjusting the bias voltage.
As shown in Figures 5 and 6, this method divides the bias by installing VR to $\mathrm{V}_{5}$. On the other hand, as shown in Figures 7 and 8, this uses the built-in contrast adjusting circuit by connecting $V_{5}$ and $V_{5}{ }^{\prime}$.
Figure 9 shows the connection of the MSM6562B-xx and the MSM5259 including the bias circuit. (The example shows the display of 40 characters and 2 lines using the built-in contrast adjusting circuit.)
In addition, the bias voltage must keep the potential relation of $V_{D D}>V_{1}>V_{2} \geq V_{3}\left(=V_{3}{ }^{\prime}\right)>V_{4}$ $>\mathrm{V}_{5} \geq \mathrm{V}_{\mathrm{SS}}$.

- In the case of 1-line 20 -character display ( $5 \times 7 \mathrm{dot} /$ font )


Figure 1

- In the case of 1-line 20-character display ( $5 \times 10$ dot/font)


Figure 2

- In the case of 2-line 20 character display ( $5 \times 7 \mathrm{dot} /$ font )


Figure 3

- In the case of 2-line 16 -character display ( $5 \times 7 \mathrm{dot} /$ font)


Figure 4

- $\mathrm{V}_{\mathrm{LCD}}$ variable circuit using external VR (1-line display mode, $1 / 4$ bias)


Figure 5

- $\mathrm{V}_{\mathrm{LCD}}$ variable circuit using external VR (2-line display mode, $1 / 5$ bias)


Figure 6

- Internal $V_{\text {LCD }}$ variable circuit (1-line display mode, $1 / 4$ bias)


Figure 7

- Internal $\mathrm{V}_{\mathrm{LCD}}$ variable circuit (2-line display mode, $1 / 5$ bias)


Figure 8
( $\mathrm{V}_{\mathrm{LCD}}$ : LCD driving voltage)

15. Instruction Initialization
(1) When data input/output to and from the CPU is carried out by 8 bits $\left(\mathrm{DB}_{0}\right.$ to $\left.\mathrm{DB}_{7}\right)$ :
(1) - Turn on the power.
(2) - Wait for 15 ms or more after $\mathrm{V}_{\mathrm{DD}}$ has reached 4.5 V or more.
(3) - Set $8 \mathrm{~B} / 4 \mathrm{~B}$ to "H" by the Function setting instruction.
(4) - Wait for 4.1 ms or more.
(5) - Set $8 \mathrm{~B} / 4 \mathrm{~B}$ to " H " by the Function setting instruction.
(6) - Wait for $100 \mu \mathrm{~s}$ or more.
(7) - Set $8 \mathrm{~B} / 4 \mathrm{~B}$ to " H " by the Function setting instruction.
(8) - Check the busy flag as No Busy.
(9) - Set $8 \mathrm{~B} / 4 \mathrm{~B}$ to "H", the number of lines displayed on LCD (N) and character font (F) by the Function setting instruction.
(After this, the number of lines displayed on LCD and character font cannot be changed.)

- Check No Busy.
- Display off by the Display on/off control instruction.
- Check No Busy.
- Execute the Display clear instruction.
- Check No Busy.
- Execute the Entry mode setting instruction.
- Check No Busy.
- Initialization completed.

Example of Instruction Code for Steps (3), (5) and (7).

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | X | X | X | X |

X : Don't Care
(2) When data input/output to and from the CPU is carried out by 4 bits $\left(\mathrm{DB}_{4}\right.$ to $\left.\mathrm{DB}_{7}\right)$ :
(1) - Turn on the power.

- Wait for 15 ms or more after $\mathrm{V}_{\mathrm{DD}}$ has reached 4.5 V or more.
- Set $8 \mathrm{~B} / 4 \mathrm{~B}$ to " H " by the Function setting instruction.
- Wait for 4.1 ms or more.
- Set $8 \mathrm{~B} / 4 \mathrm{~B}$ to "H" by the Function setting instruction.
- Wait for $100 \mu$ s or more.
- Set $8 \mathrm{~B} / 4 \mathrm{~B}$ to " H " by the Function setting instruction.
- Check the busy flag as No Busy (or wait for $100 \mu$ s or more).
- Set 8B/4B to "L" by the Function setting instruction.
- Wait for $100 \mu \mathrm{~s}$ or more.
(11) • Set 8B/4B to "L", the number of lines displayed on LCD (N) and character font (F) by the Function setting instruction.
(After this, the number of lines displayed on LCD and character font cannot be changed.)
(12) - Check No Busy.
(13) - Display off by the Display on/off control instruction.
(14) - Check No Busy.
(15) - Execute the Display clear instruction.
(16) - Check No Busy.
(17) - Execute the Entry mode setting instruction.
(18) - Check No Busy.
(19) - Initialization completed.

Example of Instruction Code for Steps (3), (5) and (7).

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 |

Example of Instruction Code for Step (8).

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{DB}_{7}$ |  | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | BF | $0_{6}$ | $0_{5}$ | $0_{4}$ |  |

Example of Instruction Code for Step (9).

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 |

Execute steps (11) to (18) with two-step accesses in 4 bits.
16. LCD Driving Waveforms

Figures 10, 11 and 12 show the LCD driving waveforms that consist of COM waveforms, SEG waveform, DF (display frequency) signal and L (latch pulse) signal, in the duty of $1 / 8,1 / 11$ and 1/16 respectively.
The relation between duty and frame frequency is as follows:

| Duty | Frame frequency |
| :---: | :---: |
| $1 / 8$ | 78.1 Hz |
| $1 / 11$ | 56.8 Hz |
| $1 / 16$ | 78.1 Hz |

(Note) The OSC oscillation frequency is assumed to be 250 kHz .


DF


L


Figure 10 LCD driving waveforms at $1 / 8$ duty






L


Figure 11 LCD driving waveforms at $1 / 11$ duty


Figure 12 LCD driving waveforms at $1 / 16$ duty

## PAD CONFIGURATION

## Pad Layout

Chip Size : $7.12 \times 4.09 \mathrm{~mm}$
Pad Size : $100 \times 100 \mu \mathrm{~m}$
(PV Hole) $\quad 210 \times 100 \mu \mathrm{~m}\left(\mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}\right)$
Chip Thickness : $525 \pm 20 \mu \mathrm{~m}$


## Pad Coordinates

| Pad | Symbol | $\mathbf{X}(\boldsymbol{\mu m})$ | $\mathbf{Y}(\boldsymbol{\mu m})$ |
| ---: | :--- | :--- | :--- |
| 1 | $\mathrm{~T}_{2}$ | -3275 | -1900 |
| 2 | $\mathrm{~T}_{3}$ | -3135 | -1900 |
| 3 | V $_{\text {SS }}$ | -2940 | -1900 |
| 4 | COM1 | -2745 | -1900 |
| 5 | COM2 | -2605 | -1900 |
| 6 | COM3 | -2465 | -1900 |
| 7 | COM4 | -2325 | -1900 |
| 8 | COM5 | -2185 | -1900 |
| 9 | COM6 | -2045 | -1900 |
| 10 | COM7 | -1905 | -1900 |
| 11 | COM8 | -1765 | -1900 |
| 12 | COM9 | -1625 | -1900 |
| 13 | COM10 | -1485 | -1900 |
| 14 | COM11 | -1345 | -1900 |
| 15 | COM12 | -1205 | -1900 |
| 16 | COM13 | -1065 | -1900 |
| 17 | COM14 | -925 | -1900 |
| 18 | COM15 | -785 | -1900 |
| 19 | COM16 | -645 | -1900 |
| 20 | SEG100 | -505 | -1900 |


| Pad | Symbol | $\mathbf{X ( \mu m )}$ | $\mathbf{Y ( \mu m )}$ |
| :---: | :---: | ---: | ---: |
| 21 | SEG99 | -365 | -1900 |
| 22 | SEG98 | -225 | -1900 |
| 23 | SEG97 | -85 | -1900 |
| 24 | SEG96 | 55 | -1900 |
| 25 | SEG95 | 195 | -1900 |
| 26 | SEG94 | 335 | -1900 |
| 27 | SEG93 | 475 | -1900 |
| 28 | SEG92 | 615 | -1900 |
| 29 | SEG91 | 755 | -1900 |
| 30 | SEG90 | 895 | -1900 |
| 31 | SEG89 | 1035 | -1900 |
| 32 | SEG88 | 1175 | -1900 |
| 33 | SEG87 | 1315 | -1900 |
| 34 | SEG86 | 1455 | -1900 |
| 35 | SEG85 | 1595 | -1900 |
| 36 | SEG84 | 1735 | -1900 |
| 37 | SEG83 | 1875 | -1900 |
| 38 | SEG82 | 2015 | -1900 |
| 39 | SEG81 | 2155 | -1900 |
| 40 | SEG80 | 2295 | -1900 |

## Pad Coordinates (continued)

| Pad | Symbol | X ( $\mu \mathrm{m}$ ) | Y ( $\mu \mathrm{m}$ ) |
| :---: | :---: | :---: | :---: |
| 41 | SEG79 | 2435 | -1900 |
| 42 | SEG78 | 2527 | -1900 |
| 43 | SEG77 | 2715 | -1900 |
| 44 | SEG76 | 2855 | -1900 |
| 45 | SEG75 | 2995 | -1900 |
| 46 | SEG74 | 3135 | -1900 |
| 47 | SEG73 | 3275 | -1900 |
| 48 | SEG72 | 3415 | -1900 |
| 49 | SEG71 | 3415 | -1750 |
| 50 | SEG70 | 3415 | -1610 |
| 51 | SEG69 | 3415 | -1470 |
| 52 | SEG68 | 3415 | -1330 |
| 53 | SEG67 | 3415 | -1190 |
| 54 | SEG66 | 3415 | -1050 |
| 55 | SEG65 | 3415 | -910 |
| 56 | SEG64 | 3415 | -770 |
| 57 | SEG63 | 3415 | -630 |
| 58 | SEG62 | 3415 | -490 |
| 59 | SEG61 | 3415 | -350 |
| 60 | SEG60 | 3415 | -210 |
| 61 | SEG59 | 3415 | -70 |
| 62 | SEG58 | 3415 | 70 |
| 63 | SEG57 | 3415 | 210 |
| 64 | SEG56 | 3415 | 350 |
| 65 | SEG55 | 3415 | 490 |
| 66 | SEG54 | 3415 | 630 |
| 67 | SEG53 | 3415 | 770 |
| 68 | SEG52 | 3415 | 910 |
| 69 | SEG51 | 3415 | 1050 |
| 70 | SEG50 | 3415 | 1190 |
| 71 | SEG49 | 3415 | 1330 |
| 72 | SEG48 | 3415 | 1470 |
| 73 | SEG47 | 3415 | 1610 |
| 74 | SEG46 | 3415 | 1750 |
| 75 | SEG45 | 3415 | 1900 |
| 76 | SEG44 | 3275 | 1900 |
| 77 | SEG43 | 3135 | 1900 |
| 78 | SEG42 | 2995 | 1900 |
| 79 | SEG41 | 2855 | 1900 |
| 80 | SEG40 | 2715 | 1900 |
| 81 | SEG39 | 2575 | 1900 |
| 82 | SEG38 | 2435 | 1900 |
| 83 | SEG37 | 2295 | 1900 |
| 84 | SEG36 | 2155 | 1900 |
| 85 | SEG35 | 2015 | 1900 |


| Pad | Symbol | X ( $\mu \mathrm{m}$ ) | $\mathbf{Y}(\boldsymbol{\mu m})$ |
| :---: | :---: | :---: | :---: |
| 86 | SEG34 | 1875 | 1900 |
| 87 | SEG33 | 1735 | 1900 |
| 88 | SEG32 | 1595 | 1900 |
| 89 | SEG31 | 1455 | 1900 |
| 90 | SEG30 | 1315 | 1900 |
| 91 | SEG29 | 1175 | 1900 |
| 92 | SEG28 | 1035 | 1900 |
| 93 | SEG27 | 895 | 1900 |
| 94 | SEG26 | 755 | 1900 |
| 95 | SEG25 | 615 | 1900 |
| 96 | SEG24 | 475 | 1900 |
| 97 | SEG23 | 335 | 1900 |
| 98 | SEG22 | 195 | 1900 |
| 99 | SEG21 | 55 | 1900 |
| 100 | SEG20 | -85 | 1900 |
| 101 | SEG19 | -225 | 1900 |
| 102 | SEG18 | -365 | 1900 |
| 103 | SEG17 | -505 | 1900 |
| 104 | SEG16 | -645 | 1900 |
| 105 | SEG15 | -785 | 1900 |
| 106 | SEG14 | -925 | 1900 |
| 107 | SEG13 | -1065 | 1900 |
| 108 | SEG12 | -1205 | 1900 |
| 109 | SEG11 | -1345 | 1900 |
| 110 | SEG10 | -1485 | 1900 |
| 111 | SEG9 | -1625 | 1900 |
| 112 | SEG8 | -1765 | 1900 |
| 113 | SEG7 | -1905 | 1900 |
| 114 | SEG6 | -2045 | 1900 |
| 115 | SEG5 | -2185 | 1900 |
| 116 | SEG4 | -2325 | 1900 |
| 117 | SEG3 | -2465 | 1900 |
| 118 | SEG2 | -2605 | 1900 |
| 119 | SEG1 | -2745 | 1900 |
| 120 | $V_{D D}$ | -2940 | 1900 |
| 121 | SHLO | -3135 | 1900 |
| 122 | SHL1 | -3275 | 1900 |
| 123 | OSC1 | -3415 | 1820 |
| 124 | OSCR | -3415 | 1680 |
| 125 | OSC2 | -3415 | 1540 |
| 126 | $V_{1}$ | -3415 | 1400 |
| 127 | $\mathrm{V}_{2}$ | -3415 | 1260 |
| 128 | $V_{3}{ }^{\prime}$ | -3415 | 1120 |
| 129 | $V_{3}$ | -3415 | 980 |
| 130 | $V_{4}$ | -3415 | 840 |

## Pad Coordinates (continued)

| Pad | Symbol | X ( $\mu \mathrm{m}$ ) | $\mathbf{Y}(\boldsymbol{\mu m})$ | Pad | Symbol | X ( $\mu \mathrm{m}$ ) | Y ( $\mu \mathrm{m}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 131 | $V_{5}$ | -3415 | 700 |  |  |  |  |
| 132 | $V_{5}{ }^{\prime}$ | -3415 | 560 |  |  |  |  |
| 133 | L | -3415 | 420 |  |  |  |  |
| 134 | CP | -3415 | 280 |  |  |  |  |
| 135 | DF | -3415 | 140 |  |  |  |  |
| 136 | D0 | -3415 | 0 |  |  |  |  |
| 137 | RS0 | -3415 | -140 |  |  |  |  |
| 138 | RS1 | -3415 | -280 |  |  |  |  |
| 139 | R/W | -3415 | -420 |  |  |  |  |
| 140 | E | -3415 | -560 |  |  |  |  |
| 141 | DB0 | -3415 | -700 |  |  |  |  |
| 142 | DB1 | -3415 | -840 |  |  |  |  |
| 143 | DB2 | -3415 | -980 |  |  |  |  |
| 144 | DB3 | -3415 | -1120 |  |  |  |  |
| 145 | DB4 | -3415 | -1260 |  |  |  |  |
| 146 | DB5 | -3415 | -1400 |  |  |  |  |
| 147 | DB6 | -3415 | -1540 |  |  |  |  |
| 148 | DB7 | -3415 | -1680 |  |  |  |  |
| 149 | $\mathrm{T}_{1}$ | -3415 | -1820 |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

