

MX25L3225D DATASHEET



Contents

FEATURES	5
GENERAL DESCRIPTION	7
Table 1. Additional Feature	7
PIN CONFIGURATIONS	8
PIN DESCRIPTION	8
BLOCK DIAGRAM	9
DATA PROTECTION	10
Table 2. Protected Area Sizes	11
Table 3. 4K-bit Secured OTP Definition	11
Memory Organization	12
Table 4. Memory Organization	12
DEVICE OPERATION	14
Figure 1. Serial Modes Supported	14
COMMAND DESCRIPTION	15
Table 5. Command Set	15
(1) Write Enable (WREN)	16
(2) Write Disable (WRDI)	16
(3) Read Identification (RDID)	16
(4) Read Status Register (RDSR)	17
(5) Write Status Register (WRSR)	18
Table 6. Protection Modes	18
(6) Read Data Bytes (READ)	19
(7) Read Data Bytes at Higher Speed (FAST_READ)	19
(8) 2 x I/O Read Mode (2READ)	19
(9) 4 x I/O Read Mode (4READ)	20
(10) Sector Erase (SE)	20
(11) Block Erase (BE)	20
(12) Chip Erase (CE)	21
(13) Page Program (PP)	21
(14) 4 x I/O Page Program (4PP)	22
(15) Continuously program mode (CP mode)	22
(16) Deep Power-down (DP)	22
(17) Release from Deep Power-down (RDP), Read Electronic Signature (RES)	23



	(18) Read Electronic Manufacturer ID & Device ID (REMS), (REMS2), (REMS4)	. 23
	Table 7. ID Definitions	. 24
	(19) Enter Secured OTP (ENSO)	. 24
	(20) Exit Secured OTP (EXSO)	. 24
	(21) Read Security Register (RDSCUR)	. 24
	Table 8. Security Register Definition	. 25
	(22) Write Security Register (WRSCUR)	. 25
POWI	ER-ON STATE	. 26
ELEC	CTRICAL SPECIFICATIONS	. 27
	ABSOLUTE MAXIMUM RATINGS	. 27
	CAPACITANCE TA = 25° C, f = 1.0 MHz	. 27
	Figure 2.Maximum Negative Overshoot Waveform	. 27
	Figure 3. Maximum Positive Overshoot Waveform	. 27
	Figure 4. INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL	. 28
	Figure 5. OUTPUT LOADING	. 28
	Table 9. DC CHARACTERISTICS (Temperature = -40° C to 85° C for Industrial grade, VCC = 2.7 V ~ 3.6 V)	. 29
	Table 10. AC CHARACTERISTICS (Temperature = -40° C to 85° C for Industrial grade, VCC = $2.7V \sim 3.6V$)	. 30
Timin	ng Analysis	. 31
	Figure 6. Serial Input Timing	. 31
	Figure 7. Output Timing	. 31
	Figure 8. WP# Setup Timing and Hold Timing during WRSR when SRWD=1	. 32
	Figure 9. Write Enable (WREN) Sequence (Command 06)	. 32
	Figure 10. Write Disable (WRDI) Sequence (Command 04)	
	Figure 11. Read Identification (RDID) Sequence (Command 9F)	
	Figure 12. Read Status Register (RDSR) Sequence (Command 05)	
	Figure 13. Write Status Register (WRSR) Sequence (Command 01)	. 33
	Figure 14. Read Data Bytes (READ) Sequence (Command 03)	
	Figure 15. Read at Higher Speed (FAST_READ) Sequence (Command 0B)	. 34
	Figure 16.2 x I/O Read Mode Sequence (Command BB)	. 35
	Figure 17.4 x I/O Read Mode Sequence (Command EB)	. 35
	Figure 18.4 x I/O Read enhance performance Mode Sequence (Command EB)	
	Figure 19. Page Program (PP) Sequence (Command 02)	
	Figure 20.4 x I/O Page Program (4PP) Sequence (Command 38)	
	Figure 21. Continously Program (CP) Mode Sequence with Hardware Detection (Command AD)	. 38
	Figure 22. Sector Erase (SE) Sequence (Command 20)	
	Figure 23. Block Erase (BE) Sequence (Command D8)	
	Figure 24. Chip Erase (CE) Sequence (Command 60 or C7)	
	Figure 25. Deep Power-down (DP) Sequence (Command B9)	
	Figure 26. Release from Deep Power-down and Read Electronic Signature (RES) Sequence (Command AB).	. 39
	Figure 27 Release from Deep Power-down (RDP), Sequence (Command AB)	40



Figure 28. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90 or EF or DF)	
Figure 29. Power-up Timing	41
Table 11. Power-Up Timing and VWI Threshold	41
INITIAL DELIVERY STATE	41
RECOMMENDED OPERATING CONDITIONS	42
ERASE AND PROGRAMMING PERFORMANCE	43
LATCH-UP CHARACTERISTICS	43
ORDERING INFORMATION	44
PART NAME DESCRIPTION	45
DACKACE INFORMATION	16



ADVANCED INFORMATION

MX25L3225D

32M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH

FEATURES

GENERAL

- Serial Peripheral Interface compatible -- Mode 0 and Mode 3
- 32M:33,554,432 x 1 bit structure or 16,772,216 x 2 bits (two I/O read mode) structure or 8,388,608 x 4 bits (four I/O read mode) structure
- 1024 Equal Sectors with 4K byte each (32Mb)
 - Any Sector can be erased individually
- 64 Equal Blocks with 64K byte each (32Mb)
 - Any Block can be erased individually
- Power Supply Operation
 - 2.7 to 3.6 volt for read, erase, and program operations
- Latch-up protected to 100mA from -1V to Vcc +1V
- Low Vcc write inhibit is from 1.5V to 2.5V

PERFORMANCE

- High Performance
 - Fast read
 - 1 I/O: 104MHz with 8 dummy cycles
 - 4 I/O: 75MHz with 6 dummy cycles
 - 2 I/O: 75MHz with 4 dummy cycles
 - Fast access time: 104MHz serial clock (15pF + 1TTL Load) and 66MHz serial clock (30pF + 1TTL Load)
 - Serial clock of four I/O read mode: 75MHz (15pF + TTL Load), which is equivalent to 300MHz
 - Fast program time: 1.4ms(typ.) and 5ms(max.)/page (256-byte per page)
 - Byte program time: 7us (typical)
 - Continuously program mode (automatically increase address under word program mode)
 - Fast erase time: 90ms (typ.)/sector (4K-byte per sector); 0.7s(typ.) /block (64K-byte per block); 25s(typ.) /chip
- Low Power Consumption
 - Low active read current: 25mA(max.) at 104MHz, 20mA(max.) at 66MHz and 10mA(max.) at 33MHz
 - Low active programming current: 20mA (max.)
 - Low active erase current: 20mA (max.)
 - Low standby current: 20uA (max.)
- Typical 100,000 erase/program cycles
- 10 years data retention

SOFTWARE FEATURES

- Input Data Format
 - 1-byte Command code
- Advanced Security Features
 - Block lock protection
 - The BP0-BP3 status bit defines the size of the area to be software protection against program and erase instructions
 - Additional 4K bit secured OTP for unique identifier
- · Auto Erase and Auto Program Algorithm
 - Automatically erases and verifies data at selected sector
 - Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programed should have page in the erased state first)



- Status Register Feature
- Electronic Identification
 - JEDEC 1-byte manufacturer ID and 2-byte device ID
 - RES command for 1-byte Device ID
 - Both REMS, REMS2 and REMS4 commands for 1-byte manufacturer ID and 1-byte device ID

HARDWARE FEATURES

- SCLK Input
 - Serial clock input
- SI/SIO0
 - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- SO/SIO1
 - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- WP#/SIO2
 - Hardware write protection or serial data Input/Output for 4 x I/O read mode
- NC/SIO3
 - NC pin or serial data Input/Output for 4 x I/O read mode
- PACKAGE
 - 8-pin SOP (200mil)
 - All Pb-free devices are RoHS Compliant



GENERAL DESCRIPTION

The MX25L3225D are 32,554,432 bit serial Flash memory, which is configured as 4,194,304 x 8 internally. When it is in two or four I/O read mode, the structure becomes 16,777,216 bits x 2 or 8,388,608 bits x 4. The MX25L3225D feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and NC pin become SIO0 pin, SIO1 pin, SIO2 pin and SIO3 pin for address/dummy bits input and data output.

The MX25L3225D provides sequential read operation on whole chip.

After program/erase command is issued, auto program/ erase algorithms which program/ erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis for Continuously program mode, and erase command is executes on sector (4K-byte), or block (64K-byte), or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Advanced security features enhance the protection and security functions, please see security features section for more details.

When the device is not in operation and CS# is high, it is put in standby mode and draws less than 20uA DC current.

The MX25L3225D utilizes MXIC's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.


Table 1. Additional Feature

Additional	Protection and Security		Read Performance		Identifier				
Features Part Name	Flexible Block protection (BP0-BP3)	4K-bit secured OTP	2 I/O Read (75MHz)	4 I/O Read (75MHz)	RES (command : AB hex)	REMS (command : 90 hex)	REMS2 (command : EF hex)	REMS4 (command : DF hex)	RDID (command: 9F hex)
MX25L3225D	V	V	>	V	5E (hex)	C2 5E (hex) (if ADD=0)	C2 5E (hex) (if ADD=0)	C2 5E (hex) (if ADD=0)	C2 5E 16 (hex)



PIN CONFIGURATIONS

8-PIN SOP (200mil)




PIN DESCRIPTION

SYMBOL	DESCRIPTION
CS#	Chip Select
SI/SIO0	Serial Data Input (for 1 x I/O)/ Serial Data
	Input & Output (for 2xI/O or 4xI/O read
	mode)
SO/SIO1	Serial Data Output (for 1 x I/O)/ Serial
	Data Input & Output (for 2xI/O or 4xI/O
	read mode)
SCLK	Clock Input
WP#/SIO2	Write protection: connect to GND or Serial
	Data Input & Output (for 4xI/O read mode)
NC/SIO3	NC pin (Not connect) or Serial Data
	Input & Output (for 4xI/O read mode)
VCC	+ 3.3V Power Supply
GND	Ground



BLOCK DIAGRAM





DATA PROTECTION

The MX25L3225D is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transition. During power up the device automatically resets the state machine in the Read mode. In addition, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific command sequences. The device also incorporates several features to prevent inadvertent write cycles resulting from VCC power-up and power-down transition or system noise.

- Power-on reset and tPUW: to avoid sudden power switch by system power supply transition, the power-on reset and tPUW (internal timer) may protect the Flash.
- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other command to change data. The WEL bit will return to reset stage under following situation:
 - -Power-up
 - Write Disable (WRDI) command completion
 - Write Status Register (WRSR) command completion
 - Page Program (PP) command completion
 - Continuously Program mode (CP) instruction completion
 - Sector Erase (SE) command completion
 - Block Erase (BE) command completion
 - Chip Erase (CE) command completion
- Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from deep power down mode command (RDP) and Read Electronic Signature command (RES).
- Advanced Security Features: there are some protection and securuity features which protect content from inadvertent write and hostile access.

I. Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The proected area definition is shown as table of "Protected Area Sizes", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits.

Please refer to table of "protected area sizes".

- The Hardware Proteced Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and SRWD bit. If the system goes into four I/O read mode, the feature of HPM will be disabled.



Table 2. Protected Area Sizes

	Statu	s bit		Protect Level			
BP3	BP2	BP1	BP0	32Mb			
0	0	0	0	0(none)			
0	0	0	1	1(1block, block 63th)			
0	0	1	0	2(2blocks, block 62th-63th)			
0	0	1	1	3(4blocks, block 60th-63th)			
0	1	0	0	4(8blocks, block 56th-63th)			
0	1	0	1	5(16blocks, block 48th-63th)			
0	1	1	0	6(32blocks, block 32th-63th)			
0	1	1	1	7(64blocks, all)			
1	0	0	0	8(64blocks, all)			
1	0	0	1	9(32blocks, block 0th-31th)			
1	0	1	0	10(48blocks, block 0th-47th)			
1	0	1	1	11(56blocks, block 0th-55th)			
1	1	0	0	12(60blocks, block 0th-59th)			
1	1	0	1	13(62blocks, block 0th-61th)			
1	1	1	0	14(63blocks, block 0th-62th)			
1	1	1	1	15(64blocks, all)			

- **II. Additional 4K-bit secured OTP** for unique identifier: to provide 4K-bit one-time program area for setting device unique serial number Which may be set by factory or system customer. Please refer to table 3. 4K-bit secured OTP definition.
- Security register bit 0 indicates whether the chip is locked by factory or not.
- To program the 4K-bit secured OTP by entering 4K-bit secured OTP mode (with ENSO command), and going through normal program procedure, and then exiting 4K-bit secured OTP mode by writing EXSO command.
- Customer may lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to set customer lock-down bit1 as "1". Please refer to table of "security register definition" for security register bit definition and table of "4K-bit secured OTP definition" for address range definition.
- Note: Once lock-down whatever by factory or customer, it cannot be changed any more. While in 4K-bit secured OTP mode, array access is not allowed.

Table 3. 4K-bit Secured OTP Definition

Address range	Size	Standard	Customer Lock
		Factory Lock	
xxx000~xxx00F	128-bit	ESN (electrical serial number)	Determine the sections
xxx010~xxx1FF	3968-bit	N/A	Determined by customer



Memory Organization

Table 4. Memory Organization

Block	Sector	Address	s Range	
	1023	3FF000h	3FFFFFh	
63	:	:	:	
	1008	3F0000h	3F0FFFh	
	1007	3EF000h	3EFFFFh	
62	1007	321 00011	·	
02	:	:	:	
	992	3E0000h	3E0FFFh	
C4	991	3DF000h	3DFFFFh	
61	:	:	:	
	976	3D0000h	3D0FFFh	
00	975	3CF000h	3CFFFFh	
60	:	:	:	
	960	3C0000h	3C0FFFh	
	959	3BF000h	3BFFFFh	
59	:	:	:	
	944	3B0000h	3B0FFFh	
	943	3AF000h	3AFFFFh	
58	:	:	:	
	928	3A0000h	3A0FFFh	
	927	39F000h	39FFFFh	
57	:	:	:	
0.	912	390000h	: 390FFFh	
	912	 	38FFFFh	
56	911	38F000h		
50	:	:	:	
	896	380000h	380FFFh	
	895	37F000h	37FFFFh	
55	:	:	:	
	880	370000h	370FFFh	
	879	36F000h	36FFFFh	
54	:	:	:	
	864	360000h	360FFFh	
	863	35F000h	35FFFFh	
53	:	:	:	
	<u>.</u> 848	350000h	350FFFh	
	847	34F000h	34FFFFh	
52	:	:	;	
52	822	3400006	: 340FFFh	
	832	340000h		
51	831	33F000h	33FFFFh ·	
31	:	:	:	
	816	330000h	330FFFh	
	815	32F000h	32FFFFh	
50	:	:		
	800	320000h	320FFFh	
	799	31F000h	31FFFFh	
49	:	:	:	
	 784	310000h	310FFFh	
	783	30F000h	30FFFFh	
48	:	:	;	
l	: 768	: 300000h	: 300FFFh	
	700	30000011	JUULTEII	

Block	Sector	Address Range			
	767	67 2FF000h 2FFFF			
47	:	:	:		
	752	2F0000h	2F0FFFh		
	751	2EF000h	2EFFFFh		
46	:	:	:		
	736	2E0000h	2E0FFFh		
	735	2DF000h	2DFFFFh		
45	:	:	:		
	720	2D0000h	2D0FFFh		
	719	2CF000h	2CFFFFh		
44	÷	:	:		
	704	2C0000h	2C0FFFh		
	703	2BF000h	2BFFFFh		
43	:	:	:		
	688	2B0000h	2B0FFFh		
	687	2AF000h	2AFFFFh		
42	- 55,	:	:		
	672	2A0000h	2A0FFFh		
	671	29F000h	29FFFFh		
41		29F00011	. 29FFFFII		
71	:	:	:		
	656	290000h	290FFFh		
40	655 ·	28F000h	28FFFFh		
40	:	:	:		
	640	280000h	280FFFh		
20	639	27F000h	27FFFFh		
39	<u> </u>	:	:		
	624	270000h	270FFFh		
	623	26F000h	26FFFFh		
38	<u> </u>	:	:		
	608	260000h	260FFFh		
	607	25F000h	25FFFFh		
37	:	:	:		
	592	250000h	250FFFh		
	591	24F000h	24FFFFh		
36	:	:	<u> </u>		
	576	240000h	240FFFh		
	575	23F000h	23FFFFh		
35	:	:	:		
	560	230000h	230FFFh		
	559	22F000h	22FFFFh		
34	:	:	:		
	<u>:</u> 544	: 220000h	: 220FFFh		
			21FFFFh		
33	543	21F000h	<u> </u>		
55	:	:	:		
	528	210000h	210FFFh		
32	527	20F000h	20FFFFh		
32	: : :	:	:		
	512	200000h	200FFFh		





		Address	n Dongo
Block	Sector		s Range
24	511	1FF000h	1FFFFFh
31	:	:	:
	496	1F0000h	1F0FFFh
	495	1EF000h	1EFFFFh
30	:	:	:
	480	1E0000h	1E0FFFh
	479	1DF000h	1DFFFFh
29	:	:	:
	464	1D0000h	1D0FFFh
	463	1CF000h	1CFFFFh
28	:	:	:
	448	1C0000h	1C0FFFh
	447	1BF000h	1BFFFFh
27	:	:	:
	432	1B0000h	1B0FFFh
	431	1AF000h	1AFFFFh
26	:	:	:
	416	1A0000h	1A0FFFh
	415	19F000h	19FFFFh
25	:	:	:
	400	190000h	190FFFh
	399	18F000h	18FFFFh
24	:	:	:
	384	180000h	: 180FFFh
	383	17F000h	17FFFFh
23	:	:	:
	368	170000h	: 170FFFh
00	367	16F000h	16FFFFh
22	<u>:</u>	:	:
	352	160000h	160FFFh
	351	15F000h	15FFFFh
21			:
	336	150000h	150FFFh
	335	14F000h	14FFFFh
20	<u> </u>	<u> </u>	<u>:</u>
	320	140000h	140FFFh
	319	13F000h	13FFFFh
19	:	<u>:</u>	<u>:</u>
	304	130000h	130FFFh
	303	12F000h	12FFFFh
18	:	:	:
	288	120000h	120FFFh
	287	11F000h	11FFFFh
17	:	:	:
	272	110000h	: 110FFFh
	272	10F000h	10FFFFh
16		101 00011	
l 'Ŭ	: 256	1000006	1005556
	256	100000h	100FFFh

Block	Sector	Address	s Range
	255	0FF000h	0FFFFFh
15	:	:	:
	240	0F0000h	0F0FFFh
	239	0EF000h	0EFFFFh
14	:	:	:
	224	0E0000h	0E0FFFh
	223	0DF000h	0DFFFFh
13	:	:	:
	208	0D0000h	0D0FFFh
	207	0CF000h	0CFFFFh
12	:	:	:
	192	0C0000h	0C0FFFh
	191	0BF000h	0BFFFFh
11	:	:	:
	176	0B0000h	0B0FFFh
	175	0AF000h	0AFFFFh
10	1/3		·
l 'Ŭ	160	: 0A0000h	: 0A0FFFh
9	159	09F000h	09FFFFh
9	:	:	:
	144	090000h	090FFFh
	143	08F000h	08FFFFh
8	:	:	:
	128	080000h	080FFFh
_	127	07F000h	07FFFFh
7	<u> </u>	:	:
	112	070000h	070FFFh
	111	06F000h	06FFFFh
6	:	:	:
	96	060000h	060FFFh
	95	05F000h	05FFFFh
5	:	:	:
	80	050000h	050FFFh
	79	04F000h	04FFFFh
4	:	:	:
	64	040000h	040FFFh
	63	03F000h	03FFFFh
3	:	:	:
	 48	030000h	030FFFh
	47	02F000h	02FFFFh
2	:	:	:
l ~	32	: 020000h	: 020FFFh
1	31	01F000h	01FFFFh
'	: :	:	:
	16	010000h	010FFFh
	15	00F000h	00FFFFh
	<u> </u>	:	:
_	4	004000h	004FFFh
0	3	003000h	003FFFh
	2	002000h	002FFFh
	1	001000h	001FFFh
	0	000000h	000FFFh



DEVICE OPERATION

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this LSI should be High-Z.
- 3. When correct command is inputted to this LSI, this LSI becomes active mode and keeps the active mode until next CS# rising edge.
- 4. Input data is latched on the rising edge of Serial Clock(SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as Figure 2.
- 5. For the following instructions: RDID, RDSR, RDSCUR, READ, FAST_READ, 2READ, 4READ,RES, REMS, REMS2 and REMS4 the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE, CE, PP, 4PP, CP, RDP, DP, ENSO, EXSO, and WRSCUR, the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. During the progress of Write Status Register, Program, Erase operation, to access the memory array is neglected and not affect the current operation of Write Status Register, Program, Erase.




Figure 1. Serial Modes Supported

Note

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.



COMMAND DESCRIPTION

Table 5. Command Set

COMMAND	WREN	WRDI	RDID (read	RDSR (read	WRSR	READ (read	FAST	2READ (2	4READ (4
(byte)	(write	(write	identification)	status	(write status	data)	READ (fast	x I/O read	x I/O read
	enable)	disable)		register)	register)		read data)	command)	command)
								Note1	
1st byte	06 (hex)	04 (hex)	9F (hex)	05 (hex)	01 (hex)	03 (hex)	0B (hex)	BB (hex)	EB (hex)
2nd byte					Values	AD1(A23-	AD1	ADD(2)	ADD(4) &
						A16)			Dummy(4)
3rd byte						AD2 (A15-	AD2	ADD(2) &	Dummy(4)
						A8)		Dummy(2)	
4th byte						AD3 (A7-	AD3		
						A0)			
5th byte							Dummy		
Action	sets the	resets the	outputs	to read out	to write new	n bytes	n bytes	n bytes	n bytes
	(WEL)	(WEL)	JEDEC ID: 1-	the values	values to the	read out	read out	read out by	read out by
	write	write	byte	of the	status	until CS#	until CS#	2 x I/O until	4 x I/O unti
	enable	enable	manufacturer	status	register	goes high	goes high	CS# goes	CS# goes
	latch bit	latch bit	ID & 2-byte	register				high	high
			device ID						

COMMAND	4PP (quad	SE	BE	CE (chip	PP (Page	CP	DP (Deep	RDP	RES (read	Read
(byte)	page	(sector	(block	erase)	program)	(Continuou	power	(Release	electronic	Enhanced
	program)	erase)	erase)			sly	down)	from deep	ID)	
						program		power		
						mode)		down)		
1st byte	38 (hex)	20 (hex)	D8 (hex)	60 or C7	02 (hex)	AD (hex)	B9 (hex)	AB (hex)	AB (hex)	FF (hex)
				(hex)						
2nd byte	AD1	AD1	AD1		AD1	AD1			х	х
3rd byte		AD2	AD2		AD2	AD2			х	х
4th byte		AD3	AD3		AD3	AD3			х	Х
Action	quad input	to erase	to erase	to erase	to	continously	enters	release	to read	All these
	to program	the	the	whole	program	program	deep power	from deep	out 1-byte	commands
	the selected	selected	selected	chip	the	whole chip,	down mode	power	device ID	FFh,00h,AAh
	page	sector	block		selected	the		down mode		or 55h will
					page	address is				escape the
						automatical				performance
						ly increase				enhance
										mode.

COMMAND	REMS (read	REMS2	REMS4	ENSO	EXSO (exit	RDSCUR	WRSCUR	ESRY	DSRY
(byte)	electronic	(read ID for	(read ID for	(enter	secured	(read	(write	(enable	(disable
	manufacturer	2x I/O mode)	4x I/O mode)	secured	OTP)	security	security	SO to	SO to
	& device ID)			OTP)		register)	register)	output	output
								RY/BY#)	RY/BY#)
1st byte	90 (hex)	EF (hex)	DF (hex)	B1 (hex)	C1 (hex)	2B (hex)	2F (hex)	70 (hex)	80 (hex)
2nd byte	х	х	х						
3rd byte	х	х	х						
4th byte	ADD (Note 2)	ADD (Note 2)	ADD (Note 2)						
Action	output the	output the	output the	to enter	to exit the	to read	to set the	to enable	to disable
	manufacturer	manufacturer	manufacturer	the 4K-bit	4K-bit	value of	lock-down	SO to	SO to
	ID & device	ID & device	ID & device	secured	secured	security	bit as "1"	output	output
	ID	ID	ID	OTP	OTP mode	register	(once	RY/BY#	RY/BY#
				mode			lock-down,	during CP	during CP
							cannot be	mode	mode
							updated)		

Note 1: The count base is 4-bit for ADD(2) and Dummy(2) because of 2 x I/O, and the MSB is on SI/SIO1, which is different from 1 x I/O condition.

Note 2: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.

Note 3: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.

(1) Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, CP, SE, BE, CE, and WRSR, which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low-> sending WREN instruction code-> CS# goes high. (see Figure 9)

(2) Write Disable (WRDI)

The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low-> sending WRDI instruction code-> CS# goes high. (see Figure 10)

The WEL bit is reset by following situations:

- -Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP) instruction completion
- Quad Page Program (4PP) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE) instruction completion
- Chip Erase (CE) instruction completion
- Continuously program mode (CP) instruction completion

(3) Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The MXIC Manufacturer ID is C2(hex), the memory type ID is 5E(hex) as the first-byte device ID, and the individual device ID of second-byte ID are listed as table of "ID Definitions". (see table 7 in page 26)

The sequence of issuing RDID instruction is: CS# goes low-> sending RDID instruction code -> 24-bits ID data out on SO -> to end RDID operation can use CS# to high at any time during data out. (see Figure 11.)

While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.



(4) Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition) and continuously. It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low-> sending RDSR instruction code-> Status Register data out on SO (see Figure 12)

The definition of the status register bits is as below:

WIP bit. The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

WEL bit. The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to 1, which means the internal write enable latch is set, the device can accept program/erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction. The program/erase command will be ignored and not affect value of WEL bit if it is applied to a protected memory area.

BP3, BP2, BP1, BP0 bits. The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in table 1) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (BE) and Chip Erase(CE) instructions (only if all Block Protect bits set to 0, the CE instruction can be executed).

QE bit. The Quad Enable (QE) bit, non-volatile bit, while it is "0", it performs non-Quad and WP# is enable. While QE is "1", it performs Quad I/O mode and WP# is disabled.

SRWD bit. The Status Register Write Disable (SRWD) bit, non-volatile bit, is operated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only.

Status Register

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SRWD	QE	BP3	BP2	BP1	BP0	WEL	WIP
(status register	(Quad Enable)	(level of	(level of	(level of	(level of	(write enable	(write in
write protect)	(300 300 300 3)	protected block)	protected block)	protected block)	protected block)	latch)	progress bit)
	1= Quad						1= write
1= status	Enable	(note1)	(note1)	(note1)	(note1)	1= write enable	operation
register write	0=not Quad	(Hote I)	(110161)	(110161)	(Hote I)	0= not write	0= not in write
disable	Enable					enable	operation
Non-volatile bit	Non- volatile bit	volatile bit	volatile bit	volatile bit	volatile bit	volatile bit	volatile bit

Note: 1. See the table "Protected Area Sizes". The BP0 & BP1 default values are "1" (protected).

2. The SRWD default value is "0".





(5) Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in table 1). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#/SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the statur register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low-> sending WRSR instruction code-> Status Register data on SI-> CS# goes high. (see Figure 13)

The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

Table 6. Protection Modes

Mode	Status register condition	WP# and SRWD bit status	Memory
Software protection mode(SPM)	Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP3 bits can be changed	WP#=1 and SRWD bit=0, or WP#=0 and SRWD bit=0, or WP#=1 and SRWD=1	The protected area cannot be program or erase.
Hardware protection mode (HPM)	The SRWD, BP0-BP3 of status register bits cannot be changed	WP#=0, SRWD bit=1	The protected area cannot be program or erase.

Note:

1. As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in Table 1.

As the above table showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).

Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP#/SIO2 is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).
- When SRWD bit=1 and WP#/SIO2 is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM)

Note:

If SRWD bit=1 but WP#/SIO2 is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.



Hardware Protected Mode (HPM):

- When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1, BP0 and hardware protected mode by the WP#/SIO2 to against data modification.

Note:

To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0.

If the system goes into four I/O read mode, the feature of HPM will be disabled.

(6) Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low-> sending READ instruction code-> 3-byte address on SI -> data out on SO-> to end READ operation can use CS# to high at any time during data out. (see Figure 14)

(7) Read Data Bytes at Higher Speed (FAST_READ)

The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST_READ instruction is: CS# goes low-> sending FAST_READ instruction code-> 3-byte address on SI-> 1-dummy byte (default) address on SI->data out on SO-> to end FAST_READ operation can use CS# to high at any time during data out. (see Figure 15)

While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

(8) 2 x I/O Read Mode (2READ)

The 2READ instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits(interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing 2READ instruction is: CS# goes low→sending 2READ instruction→24-bit address interleave on SIO1 & SIO0→4-bit dummy cycle on SIO1 & SIO0→data out interleave on SIO1 & SIO0→to end 2READ operation can use CS# to high at any time during data out (see Figure 16 for 2 x I/O Read Mode Timing Waveform).

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.



(9) 4 x I/O Read Mode (4READ)

The 4READ instruction enable quad throughput of Serial Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before seding the 4READ instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing 4READ instruction is: CS# goes low \rightarrow sending 4READ instruction \rightarrow 24-bit address interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow 6 dummy cycles \rightarrow data out interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow to end 4READ operation can use CS# to high at any time during data out (see Figure 17 for 4 x I/O Read Mode Timing Waveform).

Another sequence of issuing 4 READ instruction especially useful in random access is: CS# goes low—sending 4 READ instruction—3-bytes address interleave on SIO3, SIO2, SIO1 & SIO0 —performance enhance toggling bit P[7:0]—4 dummy cycles —data out still CS# goes high \rightarrow CS# goes low (reduce 4 Read instruction) \rightarrow 24-bit random access address (see figure 18 for 4x I/O read enhance performance mode timing waveform).

In the performance-enhancing mode (Note of Figure. 18), P[7:4] must be toggling with P[3:0]; likewise P[7:0]=A5h,5Ah,F0h or 0Fh can make this mode continue and reduce the next 4READ instruction. Once P[7:4] is no longer toggling with P[3:0]; likewise P[7:0]=FFh,00h,AAh or 55h. These commands will reset the performance enhance mode. And afterwards CS# is raised and then lowered, the system then will return to normal operation.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

(10) Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see table 3) is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

Address bits [Am-A12] (Am is the most significant address) select the sector address.

The sequence of issuing SE instruction is: CS# goes low -> sending SE instruction code-> 3-byte address on SI -> CS# goes high. (see Figure 22)

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the page.

(11) Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (see table 3) is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the latest eighth of address byte been latched-in); otherwise, the



instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low -> sending BE instruction code-> 3-byte address on SI -> CS# goes high. (see Figure 23)

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the page.

(12) Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary(the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low-> sending CE instruction code-> CS# goes high. (see Figure 24)

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP3, BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when BP3, BP2, BP1, BP0 all set to "0".

(13) Page Program (PP)

The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device programs only the last 256 data bytes sent to the device. If the entire 256 data bytes are going to be programmed, A7-A0 (The eight least significant address bits) should be set to 0. If the eight least significant address bits (A7-A0) are not all 0, all transmitted data going beyond the end of the current page are programmed from the start address of the same page (from the address A7-A0 are all 0). If more than 256 bytes are sent to the device, the data of the last 256-byte is programmed at the request page and previous data will be disregarded. If less than 256 bytes are sent to the device, the data is programmed at the requested address of the page without effect on other address of the same page.

The sequence of issuing PP instruction is: CS# goes low-> sending PP instruction code-> 3-byte address on SI-> at least 1-byte on data on SI-> CS# goes high. (see Figure 19)

The CS# must be kept to low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary(the latest eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Page Program cycle is in progress. The WIP sets 1 during the tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Page Program (PP) instruction will not be executed.



(14) 4 x I/O Page Program (4PP)

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3, which can raise programer performance and and the effectiveness of application of lower clock less than 20MHz. For system with faster clock, the Quad page program cannot provide more actual favors, because the required internal page program time is far more than the time data flows in. Therefore, we suggest that while executing this command (especially during sending data), user can slow the clock speed down to 20MHz below. The other function descriptions are as same as standard page program.

The sequence of issuing 4PP instruction is: CS# goes low-> sending 4PP instruction code-> 3-byte address on SIO[3:0]-> at least 1-byte on data on SIO[3:0]-> CS# goes high. (see Figure 20)

(15) Continuously program mode (CP mode)

The CP mode may enhance program performance by automatically increasing address to the next higher address after each byte data has been programmed.

The Continuously program (CP) instruction is for multiple byte program to Flash. A write Enable (WREN) instruction must execute to set the Write Enable Latch(WEL) bit before sending the Continuously program (CP) instruction. CS# requires to go high before CP instruction is executing. After CP instruction and address input, two bytes of data is input sequentially from MSB(bit7) to LSB(bit0). The first byte data will be programmed to the initial address range with A0=0 and second byte data with A0=1. If only one byte data is input, the CP mode will not process. If more than two bytes data are input, the additional data will be ignored and only two byte data are valid. The CP program instruction will be ignored and not affect the WEL bit if it is applied to a protected memory area. Any byte to be programmed should be in the erase state (FF) first. It will not roll over during the CP mode, once the last unprotected address has been reached, the chip will exit CP mode and reset write Enable Latch bit (WEL) as "0" and CP mode bit as "0". Please check the WIP bit status if it is not in write progress before entering next valid instruction. During CP mode, the valid commands are CP command (AD hex), WRDI command (04 hex), RDSR command (05 hex), and RDSCUR command (2B hex). And the WRDI command is valid after completion of a CP programming cycle, which means the WIP bit=0.

The sequence of issuing CP instruction is: CS# high to low-> sending CP instruction code-> 3-byte address on SI-> Data Byte on SI-> CS# goes high to low-> sending CP instruction.....-> last desired byte programmed or sending Write Disable (WRDI) instruction to end CP mode-> sending RDSR instruction to verify if CP mode is ended. (see Figure 21 of CP mode timing waveform)

Three methods to detect the completion of a program cycle during CP mode:

- 1) Software method-I: by checking WIP bit of Status Register to detect the completion of CP mode.
- 2) Software method-II: by waiting for a tBP time out to determine if it may load next valid command or not.
- 3) Hardware method: by writing ESRY (enable SO to output RY/BY#) instruction to detect the completion of a program cycle during CP mode. The ESRY instruction must be executed before CP mode execution. Once it is enable in CP mode, the CS# goes low will drive out the RY/BY# status on SO, "0" indicates busy stage, "1" indicates ready stage, SO pin outputs tri-state if CS# goes high. DSRY (disable SO to output RY/BY#) instruction to disable the SO to output RY/BY# and return to status register data output during CP mode. Please note that the ESRY/DSRY command are not accepted unless the completion of CP mode.

(16) Deep Power-down (DP)

The Deep Power-down (DP) instruction is for setting the device on the minimizing the power consumption (to entering the



Deep Power-down mode), the standby current is reduced from ISB1 to ISB2). The Deep Power-down mode requires the Deep Power-down (DP) instruction to enter, during the Deep Power-down mode, the device is not active and all Write/Program/Erase instruction are ignored. When CS# goes high, it's only in standby mode not deep power-down mode. It's different from Standby mode.

The sequence of issuing DP instruction is: CS# goes low-> sending DP instruction code-> CS# goes high. (see Figure 25)

Once the DP instruction is set, all instruction will be ignored except the Release from Deep Power-down mode (RDP) and Read Electronic Signature (RES) instruction. (those instructions allow the ID being reading out). When Power-down, the deep power-down mode automatically stops, and when power-up, the device automatically is in standby mode. For RDP instruction the CS# must go high exactly at the byte boundary (the latest eighth bit of instruction code been latched-in); otherwise, the instruction will not executed. As soon as Chip Select (CS#) goes high, a delay of tDP is required before entering the Deep Power-down mode and reducing the current to ISB2.

(17) Release from Deep Power-down (RDP), Read Electronic Signature (RES)

The Release from Deep Power-down (RDP) instruction is terminated by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by tRES2, and Chip Select (CS#) must remain High for at least tRES2(max), as specified in Table 6. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of ID Definitions. This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction. Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycle; there's no effect on the current program/erase/write cycle in progress.

The sequence is shown as Figure 26,27.

The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2(max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute instruction.

The RDP instruction is for releasing from Deep Power Down Mode.

(18) Read Electronic Manufacturer ID & Device ID (REMS), (REMS2), (REMS4)

The REMS, REMS2 & REMS4 instruction is an alternative to the Release from Power-down/Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The REMS, REMS2 & REMS4 instruction is very similar to the Release from Power-down/Device ID instruction. The instruction is initiated by driving the CS# pin low and shift the instruction code "90h" or "EFh" or "DFh"followed by two dummy bytes and one bytes address (A7~A0). After which, the Manufacturer ID for MXIC (C2h) and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in figure 31. The Device ID values are listed in Table of ID Definitions. If the one-byte address is initially set to 01h, then the device ID will be read first and then followed by the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.



Table 7. ID Definitions

Command Type	MX25L3225D						
חסום (ובחבט ום)	Manufacturer ID	Memory type	Memory Density				
RDID (JEDEC ID)	C2	5E	16				
RES	Electronic ID						
RES							
REMS/REMS2/	Manufacturer ID	Device ID					
REMS4	C2	5E					

(19) Enter Secured OTP (ENSO)

The ENSO instruction is for entering the additional 4K-bit secured OTP mode. The additional 4K-bit secured OTP is independent from main array, which may use to store unique serial number for system identifier. After entering the Secured OTP mode, and then follow standard read or program, procedure to read out the data or update data. The Secured OTP data cannot be updated again once it is lock-down.

The sequence of issuing ENSO instruction is: CS# goes low-> sending ENSO instruction to enter Secured OTP mode -> CS# goes high.

Please note that WRSR/WRSCUR commands are not acceptable during the access of secure OTP region, once security OTP is lock down, only read related commands are valid.

(20) Exit Secured OTP (EXSO)

The EXSO instruction is for exiting the additional 4K-bit secured OTP mode.

The sequence of issuing EXSO instruction is: CS# goes low-> sending EXSO instruction to exit Secured OTP mode-> CS# goes high.

(21) Read Security Register (RDSCUR)

The RDSCUR instruction is for reading the value of Security Register bits. The Read Security Register can be read at any time (even in program/erase/write status register/write security register condition) and continuously.

The sequence of issuing RDSCUR instruction is: CS# goes low-> sending RDSCUR instruction -> Security Register data out on SO-> CS# goes high.

The definition of the Security Register bits is as below:

Secured OTP Indicator bit. The Secured OTP indicator bit shows the chip is locked by factory before ex-factory or not. When it is "0", it indicates non-factory lock; "1" indicates factory-lock.

Lock-down Secured OTP (LDSO) bit. By writing WRSCUR instruction, the LDSO bit may be set to "1" for customer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 4K-bit Secured OTP area cannot be update any more. While it is in 4K-bit secured OTP mode, array access is not allowed.

Continuously Program Mode (CP mode) bit. The Continuously Program Mode bit indicates the status of CP mode, "0" indicates not in CP mode; "1" indicates in CP mode.



Table 8. Security Register Definition

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
х	х	х	Continuously Program mode (CP mode)	х	х	LDSO (indicate if lock-down	Secrured OTP indicator bit
reserved	reserved	reserved	0=normal Program mode 1=CP mode (default=0)	reserved	reserved	0 = not lock- down 1 = lock-down (cannot program/erase OTP)	factory lock
volatile bit	volatile bit	volatile bit	volatile bit	volatile bit	volatile bit	non-volatile bit	non-volatile bit

(22) Write Security Register (WRSCUR)

The WRSCUR instruction is for changing the values of Security Register Bits. Unlike write status register, the WREN instruction is not required before sending WRSCUR instruction. The WRSCUR instruction may change the values of bit1 (LDSO bit) for customer to lock-down the 4K-bit Secured OTP area. Once the LDSO bit is set to "1", the Secured OTP area cannot be updated any more.

The sequence of issuing WRSCUR instruction is :CS# goes low-> sending WRSCUR instruction -> CS# goes high.

The CS# must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed.



POWER-ON STATE

The device is at below states when power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage unless the VCC achieves below correct level:

- VCC minimum at power-up stage and then after a delay of tVSL
- -GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state. When VCC is lower than VWI (POR threshold voltage value), the internal logic is reset and the flash device has no response to any command.

For further protection on the device, after VCC reaching the VWI level, a tPUW time delay is required before the device is fully accessible for commands like write enable(WREN), page program (PP), Continuously Program (CP), sector erase(SE), chip erase(CE), WRSCUR and write status register(WRSR). If the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The write, erase, and program command should be sent after the below time delay:

- tPUW after VCC reached VWI level
- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL, even time of tPUW has not passed.

Please refer to the figure of "power-up timing".

Note:

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended.(generally around 0.1 uF)
- At power-down stage, the VCC drops below VWI level, all operations are disable and device has no response to any command. The data corruption might occur during the stage while a write, program, erase cycle is in progress.



ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Operating Temperature	-40° C to 85° C for Industrial grade
Storage Temperature	-55° C to 125° C
Applied Input Voltage	-0.5V to 4.6V
Applied Output Voltage	-0.5V to 4.6V
VCC to Ground Potential	-0.5V to 4.6V

NOTICE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot to 4.6V or -0.5V for period up to 20ns.
- 4. All input and output pins may overshoot to VCC+0.5V while VCC+0.5V is smaller than or equal to 4.6V.

Figure 2. Maximum Negative Overshoot Waveform





Figure 3. Maximum Positive Overshoot Waveform



CAPACITANCE TA = 25° C, f = 1.0 MHz

SYMBOL	PARAMETER	MIN.	TYP	MAX.	UNIT	CONDITIONS
CIN	Input Capacitance			6	рF	VIN = 0V
COUT	Output Capacitance			8	рF	VOUT = 0V





Figure 4. INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL




Figure 5. OUTPUT LOADING






Table 9. DC CHARACTERISTICS (Temperature = -40° C to 85° C for Industrial grade, VCC = 2.7V ~ 3.6V)

SYMBOL	PARAMETER	NOTES	MIN.	TYP	MAX.	UNITS	TEST CONDITIONS
ILI	Input Load	1			± 2	uA	VCC = VCC Max
	Current						VIN = VCC or GND
ILO	Output Leakage	1			± 2	uA	VCC = VCC Max
	Current						VIN = VCC or GND
ISB1	VCC Standby	1			20	uA	VIN = VCC or GND
	Current						CS# = VCC
ISB2	Deep Power-down				20	uA	VIN = VCC or GND
	Current						CS# = VCC
ICC1	VCC Read	1			25	mA	f=104MHz
							fQ=75MHz (4 x I/O read)
							SCLK=0.1VCC/0.9VCC, SO=Open
					20	mA	f=66MHz
							fT=75MHz (2 x I/O read)
							SCLK=0.1VCC/0.9VCC, SO=Open
					10	mA	f=33MHz
							SCLK=0.1VCC/0.9VCC, SO=Open
ICC2	VCC Program	1			20	mA	Program in Progress
	Current (PP)						CS# = VCC
ICC3	VCC Write Status				20	mA	Program status register in progress
	Register (WRSR)						CS#=VCC
	Current						
ICC4	VCC Sector Erase	1			20	mA	Erase in Progress
	Current (SE)						CS#=VCC
ICC5	VCC Chip Erase	1			20	mA	Erase in Progress
	Current (CE)						CS#=VCC
VIL	Input Low Voltage		-0.5		0.3VCC	V	
VIH	Input High Voltage		0.7VCC		VCC+0.4	V	
VOL	Output Low Voltage				0.4	V	IOL = 1.6mA
VOH	Output High Voltage		VCC-0.2			V	IOH = -100uA

Notes

- 1. Typical values at VCC = 3.3V, T = 25° C. These currents are valid for all product versions (package and speeds).
- 2. Typical value is calculated by simulation.





Table 10. AC CHARACTERISTICS (Temperature = -40° C to 85° C for Industrial grade, VCC = 2.7V ~ 3.6V)

FSCLK FC Clock Frequency for the following instructions: D.C. Condition:15pF	Symbol	Alt.	Parameter			Min.	Тур.	Max.	Unit
No. No.	fSCLK	fC				D.C.		104	MHz
RRSCLK			FAST_READ, PP, SE, BE, CE, D	P, RES,RDP)		(Co	ndition:1	5pF)
FRSCLK			WREN, WRDI, RDID, RDSR, WRS	SR		D.C.		66	MHz
TSCLK FT Clock Frequency for 2READ instructions 75 MHz							(Co	ndition:3	0pF)
FQ	fRSCLK	fR	• •					33	MHz
FPSCLK	fTSCLK	fΤ						75	MHz
FPSCLK		fQ	Clock Frequency for 4READ instru	uctions					
Clock High Time S							(Co	ndition:1	5pF)
CLH(1) CLH Clock High Time 5	fPSCLK	fP	Clock Frequency for 4PP operation	n				20	MHz
tCL(1) tCLL Clock Low Time 5 ns tCLCH(2) Clock Rise Time (3) (peak to peak) 0.1 V/ns tCHCL(2) Clock Fall Time (3) (peak to peak) 0.1 V/ns tSLCH tCSS CS# Active Setup Time (relative to SCLK) 5 ns tCHSL CS# Not Active Hold Time (relative to SCLK) 5 ns tDVCH tDSU Data In Setup Time 5 ns tCHDX tDH Data In Hold Time 5 ns tCHDX DH Data In Hold Time (relative to SCLK) 5 ns tCHDX DH Data In Hold Time (relative to SCLK) 5 ns tSHCH CS# Not Active Setup Time (relative to SCLK) 5 ns tSHCHS CS# Not Active Setup Time (relative to SCLK) 5 ns tSHCHS CS# Not Active Setup Time (relative to SCLK) 5 ns tSHCHS CS# Not Active Setup Time (relative to SCLK) 5 ns tSHSL(3) tCSH Os# Deselect Time Read 15 ns							(Co	ndition:3	0pF)
tCLCH(2) Clock Rise Time (3) (peak to peak) 0.1 V/ns tCHCL(2) Clock Fall Time (3) (peak to peak) 0.1 V/ns tSLCH tCSS CS# Active Setup Time (relative to SCLK) 5 ns tSLCH tCSS CS# Not Active Hold Time (relative to SCLK) 5 ns tCHSL CS# Not Active Hold Time (relative to SCLK) 5 ns tCHSL Data In Hold Time 5 ns tCHSH CS# Active Hold Time (relative to SCLK) 5 ns tCHSH CS# Active Hold Time (relative to SCLK) 5 ns tSHCH CS# Not Active Setup Time (relative to SCLK) 5 ns tSHSL(3) tCSH CS# Deselect Time Read 15 ns tSHSL(3) tCSH CS# Deselect Time Read 15 ns tCLQV tV Clock Low to Output Valid 2.7V-3.6V 10 ns tCLQX tHO Output Hold Time 0 ns tCHALQ tWrite Protect Setup Time 20 ns	tCH(1)	tCLH	Clock High Time			5			ns
tCHCL(2) Clock Fall Time (3) (peak to peak) 0.1 V/ns tSLCH tCSS CS# Active Setup Time (relative to SCLK) 5 ns tCHSL CS# Not Active Hold Time (relative to SCLK) 5 ns tDVCH tDSU Data in Setup Time 2 ns tCHDX tDH Data in Hold Time 5 ns tCHSH CS# Active Hold Time (relative to SCLK) 5 ns tSHCH CS# Active Hold Time (relative to SCLK) 5 ns tSHCH CS# Not Active Setup Time (relative to SCLK) 5 ns tSHCH CS# Deselect Time Read 15 ns tSHSL(3) tCSH CS# Deselect Time 2.7V-3.6V 10 ns tSHQZ(2) tDIS Output Disable Time 2.7V-3.6V 10 ns tCLQX tV Clock Low to Output Valid 2.7V-3.6V 10/8 ns tCLQX tHO Output Hold Time 0 ns tCHUQX tWrite Protect Setup Time 20 ns	tCL(1)	tCLL	Clock Low Time	lock Low Time					ns
tSLCH tCSS CS# Active Setup Time (relative to SCLK) 5 ns tCHSL CS# Not Active Hold Time (relative to SCLK) 5 ns tDVCH tDSU Data In Setup Time 2 ns tCHDX tDH Data In Hold Time 5 ns tCHDX tDH Data In Hold Time 5 ns tCHSH CS# Active Hold Time (relative to SCLK) 5 ns tSHCH CS# Not Active Setup Time (relative to SCLK) 5 ns tSHCH CS# Deselect Time Read 15 ns tSHSL(3) tCSH CS# Deselect Time Read 15 ns tSHSL(3) tCSH Output Disable Time 2.7V-3.6V 10 ns tSHQ(2) tDIS Output Disable Time 2.7V-3.6V 10 ns tCLQX tV Clock Low to Output Valid 2.7V-3.6V 10/8 ns tCLQX tHO Output Hold Time 0 ns tWHSL(4) Write Protect Setup Time 0 <td>tCLCH(2)</td> <td></td> <td>Clock Rise Time (3) (peak to peak</td> <td>()</td> <td></td> <td>0.1</td> <td></td> <td></td> <td>V/ns</td>	tCLCH(2)		Clock Rise Time (3) (peak to peak	()		0.1			V/ns
tCHSL CS# Not Active Hold Time (relative to SCLK) 5 ns tDVCH tDSU Data In Setup Time 2 ns tCHDX tDH Data In Hold Time 5 ns tCHDX tDH Data In Hold Time 5 ns tCHSH CS# Active Hold Time (relative to SCLK) 5 ns tSHCH CS# Not Active Setup Time (relative to SCLK) 5 ns tSHCH CS# Deselect Time Read 15 ns tSHSL(3) tCSH CS# Deselect Time Read 15 ns tSHSL(3) tCS# Deselect Time Read 15 ns tSHSL(3) tDS Read 15 ns tSHSL(3) tDS Read 10 ns tCLQX tV	tCHCL(2)		Clock Fall Time (3) (peak to peak)	. , , , , , , , , , , , , , , , , , , ,					V/ns
tDVCH tDSU Data In Setup Time 2 ns tCHDX tDH Data In Hold Time 5 ns tCHSH CS# Active Hold Time (relative to SCLK) 5 ns tSHCH CS# Not Active Setup Time (relative to SCLK) 5 ns tSHSL(3) tCSH CS# Deselect Time Read 15 ns tSHSL(3) tDIS Output Disable Time 2.77V-3.6V 10 ns tSHOZ(2) tV Clock Low to Output Valid 2.77V-3.6V 10/8 ns tCLQX tHO Output Hold Time 0 ns tWHSL(4) Write Protect Setup Time 0 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Standby Mode with Electronic Signa	tSLCH	tCSS	CS# Active Setup Time (relative to	CS# Active Setup Time (relative to SCLK)					ns
tCHDX tDH Data In Hold Time 5 ns tCHSH CS# Active Hold Time (relative to SCLK) 5 ns tSHCH CS# Not Active Setup Time (relative to SCLK) 5 ns tSHSL(3) tCSH CS# Deselect Time Read 15 ns tSHSL(3) tCSH CS# Deselect Time Read 15 ns tSHQZ(2) tDIS Output Disable Time 2.7V-3.6V 10 ns tCLQX tV Clock Low to Output Valid 2.7V-3.6V 10/8 ns tCLQX tHO Output Hold Time 2.7V-3.6V 10/8 ns tCLQX tHO Output Hold Time 0 ns tWHSL(4) Write Protect Setup Time 20 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Standby Mode without Electronic Signature Read 8.8 us tRES1(2) CS# High to Standby Mode with Electronic Signature Read 8.8 us tWrite Status Register Cycle Time 40 <td>tCHSL</td> <td></td> <td colspan="4">CS# Not Active Hold Time (relative to SCLK)</td> <td></td> <td></td> <td>ns</td>	tCHSL		CS# Not Active Hold Time (relative to SCLK)						ns
tCHSH CS# Active Hold Time (relative to SCLK) 5 ns tSHCH CS# Not Active Setup Time (relative to SCLK) 5 ns tSHSL(3) tCSH CS# Deselect Time Read 15 ns tSHQZ(2) tDIS Output Disable Time Read 15 ns tSHQZ(2) tDIS Output Disable Time 2.7V-3.6V 10 ns tCLQV tV Clock Low to Output Valid 2.7V-3.6V 10/8 ns tCLQX tHO Output Hold Time 0 ns tWHSL(4) Write Protect Setup Time 20 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Deep Power-down Mode 10 us tRES1(2) CS# High to Standby Mode with Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms	tDVCH	tDSU	Data In Setup Time						ns
tSHCH CS# Not Active Setup Time (relative to SCLK) 5 ns tSHSL(3) tCSH CS# Deselect Time Read 15 ns tSHQZ(2) tDIS Output Disable Time Read 15 ns tSHQZ(2) tDIS Output Disable Time 2.7V-3.6V 10 ns tCLQV tV Clock Low to Output Valid 2.7V-3.6V 10/8 ns tCLQX tHO Output Hold Time 3.0V-3.6V 8/6 ns tCLQX tHO Output Hold Time 0 ns tSHWL(4) Write Protect Setup Time 20 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Deep Power-down Mode 10 us tRES1(2) CS# High to Standby Mode with Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 90	tCHDX	tDH	Data In Hold Time						ns
tSHSL(3) tCSH CS# Deselect Time Read 15 ns tSHQZ(2) tDIS Output Disable Time 2.7V-3.6V 10 ns tCLQV tV Clock Low to Output Valid Loading: 30pF/15pF 2.7V-3.6V 10/8 ns tCLQX tHO Output Hold Time 0 ns tWHSL(4) Write Protect Setup Time 20 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Deep Power-down Mode 10 us tRES1(2) CS# High to Standby Mode without Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 0.7 2 s	tCHSH		CS# Active Hold Time (relative to SCLK)						ns
Write/Erase/Program 50 ns tSHQZ(2) tDIS Output Disable Time 2.7V-3.6V 10 ns tCLQV tV Clock Low to Output Valid Loading: 30pF/15pF 2.7V-3.6V 10/8 ns tCLQX tHO Output Hold Time 0 ns tWHSL(4) Write Protect Setup Time 20 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Deep Power-down Mode 10 us tRES1(2) CS# High to Standby Mode without Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 0.7 2 s	tSHCH		CS# Not Active Setup Time (relati	ve to SCLK)		5			ns
tSHQZ(2) tDIS Output Disable Time 2.7V-3.6V 10 ns tCLQV tV Clock Low to Output Valid Loading: 30pF/15pF 2.7V-3.6V 10/8 ns tCLQX tHO Output Hold Time 0 ns tWHSL(4) Write Protect Setup Time 20 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Deep Power-down Mode 10 us tRES1(2) CS# High to Standby Mode without Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s	tSHSL(3)	tCSH	CS# Deselect Time	Read		15			ns
3.0V-3.6V 8 ns tCLQV tV Clock Low to Output Valid Loading: 30pF/15pF 2.7V-3.6V 10/8 ns tCLQX tHO Output Hold Time 0 ns tWHSL(4) Write Protect Setup Time 20 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Deep Power-down Mode 10 us tRES1(2) CS# High to Standby Mode without Electronic Signature Read 8.8 us tRES2(2) CS# High to Standby Mode with Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s				Write/Eras	e/Program	50			ns
tCLQV tV Clock Low to Output Valid Loading: 30pF/15pF 2.7V-3.6V 10/8 ns tCLQX tHO Output Hold Time 0 ns tWHSL(4) Write Protect Setup Time 20 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Deep Power-down Mode 10 us tRES1(2) CS# High to Standby Mode without Electronic Signature Read 8.8 us tRES2(2) CS# High to Standby Mode with Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s	tSHQZ(2)	tDIS	Output Disable Time		2.7V-3.6V			10	ns
Loading: 30pF/15pF 3.0V-3.6V 8/6 ns tCLQX tHO Output Hold Time 0 ns tWHSL(4) Write Protect Setup Time 20 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Deep Power-down Mode 10 us tRES1(2) CS# High to Standby Mode without Electronic Signature Read 8.8 us tRES2(2) CS# High to Standby Mode with Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s					3.0V-3.6V			8	ns
tCLQX tHO Output Hold Time 0 ns tWHSL(4) Write Protect Setup Time 20 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Deep Power-down Mode 10 us tRES1(2) CS# High to Standby Mode without Electronic Signature Read 8.8 us tRES2(2) CS# High to Standby Mode with Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s	tCLQV	tV	Clock Low to Output Valid		2.7V-3.6V			10/8	ns
tWHSL(4) Write Protect Setup Time 20 ns tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Deep Power-down Mode 100 us tRES1(2) CS# High to Standby Mode without Electronic Signature Read 8.8 us tRES2(2) CS# High to Standby Mode with Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s			Loading: 30pF/15pF		3.0V-3.6V			8/6	ns
tSHWL(4) Write Protect Hold Time 100 ns tDP(2) CS# High to Deep Power-down Mode 10 us tRES1(2) CS# High to Standby Mode without Electronic Signature Read 8.8 us tRES2(2) CS# High to Standby Mode with Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s	tCLQX	tHO	Output Hold Time			0			ns
tDP(2) CS# High to Deep Power-down Mode 10 us tRES1(2) CS# High to Standby Mode without Electronic Signature Read 8.8 us tRES2(2) CS# High to Standby Mode with Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s	tWHSL(4)		Write Protect Setup Time			20			ns
tRES1(2)CS# High to Standby Mode without Electronic Signature Read8.8ustRES2(2)CS# High to Standby Mode with Electronic Signature Read8.8ustWWrite Status Register Cycle Time40100mstBPByte-Program9300ustPPPage Program Cycle Time1.45mstSESector Erase Cycle Time90300mstBEBlock Erase Cycle Time0.72s	tSHWL(4)		Write Protect Hold Time			100			ns
tRES2(2) CS# High to Standby Mode with Electronic Signature Read 8.8 us tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s	tDP(2)		CS# High to Deep Power-down Mo	ode				10	us
tW Write Status Register Cycle Time 40 100 ms tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s	tRES1(2)		CS# High to Standby Mode withou	ıt Electronic S	Signature Read	l		8.8	us
tBP Byte-Program 9 300 us tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s	tRES2(2)		CS# High to Standby Mode with E	lectronic Sigr	nature Read			8.8	us
tPP Page Program Cycle Time 1.4 5 ms tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s	tW		Write Status Register Cycle Time				40	100	ms
tSE Sector Erase Cycle Time 90 300 ms tBE Block Erase Cycle Time 0.7 2 s	tBP		Byte-Program				9	300	us
tBE Block Erase Cycle Time 0.7 2 s	tPP		Page Program Cycle Time				1.4	5	ms
•	tSE		Sector Erase Cycle Time				90	300	ms
tCE Chip Erase Cycle Time 25 50 s	tBE		Block Erase Cycle Time				0.7	2	S
	tCE		Chip Erase Cycle Time				25	50	S

Notes:

- 1. tCH + tCL must be greater than or equal to 1/fC
- 2. Value guaranteed by characterization, not 100% tested in production.
- 3. tSHSL=15ns from read instruction, tSHSL=50ns from Write/Erase/Program instruction.
- 4. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.
- 5. Test condition is shown as Figure 4, 5.



Timing Analysis

Figure 6. Serial Input Timing




Figure 7. Output Timing






Figure 8. WP# Setup Timing and Hold Timing during WRSR when SRWD=1




Figure 9. Write Enable (WREN) Sequence (Command 06)




Figure 10. Write Disable (WRDI) Sequence (Command 04)






Figure 11. Read Identification (RDID) Sequence (Command 9F)




Figure 12. Read Status Register (RDSR) Sequence (Command 05)




Figure 13. Write Status Register (WRSR) Sequence (Command 01)






Figure 14. Read Data Bytes (READ) Sequence (Command 03)




Figure 15. Read at Higher Speed (FAST_READ) Sequence (Command 0B)






Figure 16. 2 x I/O Read Mode Sequence (Command BB)




Figure 17. 4 x I/O Read Mode Sequence (Command EB)






Figure 18. 4 x I/O Read enhance performance Mode Sequence (Command EB)






Figure 19. Page Program (PP) Sequence (Command 02)




Figure 20. 4 x I/O Page Program (4PP) Sequence (Command 38)








Figure 21. Continously Program (CP) Mode Sequence with Hardware Detection (Command AD)



Note: (1) During CP mode, the valid commands are CP command (AD hex), WRDI command (04 hex), RDSR command (05 hex), and RDSCUR command (2B hex).


- (2) Once an internal programming operation begins, CS# goes low will drive the status on the SO pin and CS# goes high will return the SO pin to tri-state.
- (3) To end the CP mode, either reaching the highest unprotected address or sending Write Disable (WRDI) command (04 hex) may achieve it and then it is recommended to send RDSR command (05 hex) to verify if CP mode is ended

Figure 22. Sector Erase (SE) Sequence (Command 20)



Note: SE command is 20(hex).


Figure 23. Block Erase (BE) Sequence (Command D8)



Note: BE command is D8(hex).



Figure 24. Chip Erase (CE) Sequence (Command 60 or C7)



Note: CE command is 60(hex) or C7(hex).

Figure 25. Deep Power-down (DP) Sequence (Command B9)




Figure 26. Release from Deep Power-down and Read Electronic Signature (RES) Sequence (Command AB)






Figure 27. Release from Deep Power-down (RDP) Sequence (Command AB)





Figure 28. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90 or EF or DF)




Notes:

- (1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first
- (2) Instruction is either 90(hex) or EF(hex) or DF(hex).



Figure 29. Power-up Timing



Note: VCC (max.) is 3.6V and VCC (min.) is 2.7V.

Table 11. Power-Up Timing and VWI Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL(1)	VCC(min) to CS# low	200		us
tPUW(1)	Time delay to Write instruction	1	10	ms
VWI(1)	Write Inhibit Voltage	1.5	2.5	V

Note: 1. These parameters are characterized only.

INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



RECOMMENDED OPERATING CONDITIONS

At Device Power-Up

AC timing illustrated in Figure A is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A. AC Timing at Device Power-Up

Symbol	Parameter	Notes	Min.	Max.	Unit
tVR	VCC Rise Time	1	20	500000	us/V

Notes:

- 1. Sampled, not 100% tested.
- 2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to "AC CHARACTERISTICS" table.

P/N: PM1432 REV. 0.00, SEP. 19, 2008

ERASE AND PROGRAMMING PERFORMANCE

PARAMETER	Min.	TYP. (1)	Max. (2)	UNIT
Write Status Register Cycle Time		40	100	ms
Sector Erase Time		90	300	ms
Block Erase Time		0.7	2	S
Chip Erase Time		25	50	S
Byte Program Time (via page program command)		9	300	us
Page Program Time		1.4	5	ms
Erase/Program Cycle		100,000		cycles

Note:

- 1. Typical program and erase time assumes the following conditions: 25° C, 3.3V, and checker board pattern.
- 2. Under worst conditions of 85° C and 2.7V.
- 3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.
- 4. The maximum chip programming time is evaluated under the worst conditions of 0C, VCC=3.0V, and 100K cycle with 90% confidence level.

LATCH-UP CHARACTERISTICS

	MIN.	MAX.
Input Voltage with respect to GND on all power pins, SI, CS#	-1.0V	2 VCCmax
Input Voltage with respect to GND on SO	-1.0V	VCC + 1.0V
Current	-100mA	+100mA
Includes all pins except VCC. Test conditions: VCC = 3.0V, one pin at a time.	•	




ORDERING INFORMATION

PARTNO. CLOCK (MHz)		OPERATING CURRENT MAX.	STANDBY CURRENT MAX	Temperature .	PACKAGE	Remark	
		(mA)	(uA)				
MX25L3225DM2I-10G	104	25	20	-40° C~85° C	8-SOP	Pb-free	
					(200mil)		






PART NAME DESCRIPTION





PACKAGE INFORMATION

Title: Package Outline for SOP 8L 200MIL (official name - 209MIL)



Dimensions (inch dimensions are derived from the original mm dimensions)

SY UNIT	MBOL	Α	A 1	A2	b	С	D	E	E1	е	L	L1	s	θ
	Min.		0.05	1.70	0.36	0.19	5.13	7.70	5.18		0.50	1.21	0.62	0
mm	Nom.		0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	0.65	1.31	0.74	5
	Max.	2.16	0.25	1.91	0.51	0.25	5.33	8.10	5.38		0.80	1.41	0.88	8
	Min.		0.002	0.067	0.014	0.007	0.202	0.303	0.204		0.020	0.048	0.024	0
Inch	Nom.		0.006	0.071	0.016	0.008	0.206	0.311	0.208	0.050	0.026	0.052	0.029	5
	Max.	0.009	0.010	0.075	0.020	0.010	0.210	0.319	0.212		0.031	0.056	0.035	8

DWG.NO.	REVISION		ISSUE DATE		
DWG.NO.	REVISION	JEDEC	EIAJ		1330E DATE
6110-1406	1				05-06-'05





Macronix's products are not designed, manufactured, or intended for use for any high risk applications in which the failure of a single component could cause death, personal injury, severe physical damage, or other substantial harm to persons or property, such as life-support systems, high temperature automotive, medical, aircraft and military application. Macronix and its suppliers will not be liable to you and/or any third party for any claims, injuries or damages that may be incurred due to use of Macronix's products in the prohibited applications.

MACRONIX INTERNATIONAL CO., LTD.

Headquarters

Macronix, Int'l Co., Ltd.
16, Li-Hsin Road, Science Park,
Hsinchu, Taiwan, R.O.C.
Tal. 1896 2 5786688

Tel: +886-3-5786688 Fax: +886-3-5632888

Macronix America, Inc.

680 North McCarthy Blvd. Milpitas, CA 95035, U.S.A. Tel: +1-408-262-8887 Fax: +1-408-262-8810

Email: sales.northamerica@macronix.com

Macronix Asia Limited.

NKF Bldg. 5F, 1-2 Higashida-cho, Kawasaki-ku Kawasaki-shi, Kanagawa Pref. 210-0005, Japan

Tel: +81-44-246-9100 Fax: +81-44-246-9105

Macronix (Hong Kong) Co., Limited.

702-703, 7/F, Building 9, Hong Kong Science Park, 5 Science Park West Avenue, Sha Tin, N.T.

Tel: +86-852-2607-4289 Fax: +86-852-2607-4229

http://www.macronix.com

Taipei Office

Macronix, Int'l Co., Ltd. 19F, 4, Min-Chuan E. Road, Sec. 3,

Taipei, Taiwan, R.O.C.
Tel: +886-2-2509-3300

Fax: +886-2-2509-2200

Macronix Europe N.V.

Koningin Astridlaan 59, Bus 1 1780 Wemmel Belgium Tel: +32-2-456-8020 Fax: +32-2-456-8021

Singapore Office

Macronix Pte. Ltd.

1 Marine Parade Central #11-03 Parkway Centre Singapore 449408 Tel: +65-6346-5505

Fax: +65-6348-8096