96L02/DM96L02 Dual Retriggerable Resettable Monostable Multivibrator

96L02/DM96L02 Dual Retriggerable Resettable Monostable Multivibrator

General Description


The 96L02 is a dual TTL monostable multivibrator with trigger mode selection, reset capability, rapid recovery, internally compensated reference levels and high speed capability. Output pulse duration and accuracy depend on external timing components, and are therefore under user control for each application. It is well suited for a broad variety of applications, including pulse delay generators, square wave generators, long delay timers, pulse absence detectors, frequency detectors, clock pulse generators and fixed-frequency dividers. Each input is provided with a clamp diode to limit undershoot and minimize ringing induced by fast fall times acting on system wiring impedances.

Features

- Retriggerable, 0% to 100% duty cycle
- DC level triggering, insensitive to transition times
- Leading or trailing-edge triggering
- Complementary outputs with active pull-ups
- \blacksquare Pulse width compensation for ΔV_{CC} and ΔT_{A}
- \blacksquare 50 ns to ∞ output pulse width range
- Optional retrigger lock-out capability
- Resettable, for interrupt operations

Connection Diagram


Dual-In-Line Package



TL/F/10203-1

Order Number 96L02DMQB, 96L02FMQB or DM96L02N See NS Package Number J16A, N16E or W16A

Logic Symbol



Pin Names	Description
ĪO	Trigger Input (Active Falling Edge)
l1	Trigger Input (Active Rising Edge)
	Direct Clear Input (Active LOW)
Q	Positive Pulse Output
Q	Complementary Pulse Output
CX	External Capacitor Connection
RX	External Resistor Connection

© 1995 National Semiconductor Corporation

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Conditions	96L02 (Mil)			DM96L02 (Com)			Units
			Min	Nom	Max	Min	Nom	Max	Oilles
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			V
V _{IL}	Low Level Input Voltage				0.7			0.7	V
Іон	High Level Output Current				0.36			0.36	mA
l _{OL}	Low Level Output Current				4.8			4.8	mA
T _A	Free Air Operating Temperature		-55		125	0		70	°C
t _w (L) t _w (H)	Minimum Input Pulse Width, I1, Ī0	V _{CC} = 5.0V			50				ns
t _w (min)	Minimum Output Pulse Width at Q, Q	$\begin{aligned} &V_{CC}=5.0V,\\ &R_X=20k\Omega,\\ &C_X=0,\\ &C_L=15pF \end{aligned}$	10		300		110		ns
t _w	Output Pulse Width, Q, Q	$V_{CC}=5.0V,$ $R_X=39 k\Omega,$ $C_X=1000 pF$	11.5		14.2	12.4		15.2	μs
R _X	Timing Resistor Range				100			220	kΩ

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -10 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IL} = Min, V_{IL} = Max$			0.3	V
I _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			20	μΑ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.3V$			-0.4	mA
Ios	Short Circuit Output Current	$V_{CC} = Max (Note 2) V_O = 1.0V$	-2.0		-13.0	mA
Icc	Supply Current	V _{CC} = Max (Note 3)			16	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: $\ensuremath{\text{I}_{\text{CC}}}$ is measured with all outputs open and all inputs grounded.

Switching	Characteristics V _{CC} = +5.0V. T _A = +25°C
SWILCIIIIU	

Symbol	Parameter	Conditions	96L02 (Mil)		DM96L02 (Com)		Units
			Min	Max	Min	Max	Oilles
t _{PLH}	Propagation Delay Ī0 to Q, I1 to Q	$V_{CC} = 5.0V, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$		75		80	ns
t _{PHL}	Propagation Delay $\overline{10}$ to $\overline{\mathbb{Q}}$, $\overline{11}$ to $\overline{\mathbb{Q}}$	$V_{CC} = 5.0V, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$		62		65	ns
t _{PLH}	Propagation Delay \overline{CD} to \overline{Q} , \overline{CD} to Q	$V_{CC} = 5.0V, R_X = 39 \text{ k}\Omega$ $C_X = 1000 \text{ pF}$		100			ns

Functional Block Diagram



Operation Notes

1. TRIGGERING—can be accomplished by a positive-going transition on pin 4 (12) or a negative-going transition on pin 5 (11). Triggering begins as a signal crosses the input V_{IL}:V_{IH} threshold region; this activates an internal latch whose unbalanced cross-coupling causes it to assume a preferred state. As the latch output goes LOW it disables the gates leading to the Q output and, through an inverter, turns on the capacitor discharge transistor. The inverted signal is also fed back to the latch input to change its state and effectively end the triggering action; thus the latch and its associated feed-back perform the function of a differentiator.

The emitters of the latch transistors return to ground through an enabling transistor which must be turned off between successive triggers in order for the latch to proceed through the proper sequence when triggering is desired. Pin 5 (11) must be HIGH in order to trigger at pin 4 (12); conversely, pin 4 (12) must be LOW in order to trigger at pin 5 (11).


- 2. RETRIGGERING—In a normal cycle, triggering initiates a rapid discharge of the external timing capacitor, followed by a ramp voltage run-up at pin 2 (14). The delay will time out when the ramp voltage reaches the upper trigger point of a Schmitt circuit, causing the outputs to revert to the quiescent state. If another trigger occurs before the ramp voltage reaches the Schmitt threshold, the capacitor will be discharged and the ramp will start again without having disturbed the output. The delay period can therefore be extended for an arbitrary length of time by insuring that the interval between triggers is less than the delay time, as determined by the external capacitor and resistor.
- 3. NON-RETRIGGERABLE OPERATION—Retriggering can be inhibited logically, by connecting pin 6 (10) back to pin 4 (12) or by connecting pin 7 (9) back to pin 5 (11). Either hook-up has the effect of keeping the latch-enabling transistor turned on during the delay period, which prevents the input latch from cycling as discussed above in the section on triggering.

4. OUTPUT PULSE WIDTH—An external resistor R_X and an external capacitor C_X are required, as shown in the functional block diagram. To minimize stray capacitance and noise pickup, R_X and C_X should be located as close as possible to the circuit. In applications which require remote trimming of the pulse width, as with a variable resistor, R_X should consist of a fixed resistor in series with the variable resistor; the fixed resistor should be located as close as possible to the circuit. The output pulse width t_w is defined as follows, where R_X is in $k\Omega$, C_X is in pF and t_x is in pS.


$$\begin{split} t_W &= 0.33 \ R_X C_X \, (1 + 3/R_X) \, \text{for} \, C_X \geq 10^3 \, \text{pF} \\ 16 \, k\Omega \leq R_X \leq 220 \, k\Omega \, \text{for} \, 0^\circ \! \text{C to} \, +75^\circ \! \text{C} \\ 20 \, k\Omega \leq R_X \leq 100 \, k\Omega \, \text{for} \, -55^\circ \! \text{C to} \, +125^\circ \! \text{C} \end{split}$$

 C_{χ} may vary from 0 to any value. For pulse widths with C_{χ} less than 10³ pF see *Figure a*.

5. SETUP AND RELEASE TIMES—The setup times listed below are necessary to allow the latch-enabling transistor to turn off and the node voltages within the input latch to stabilize, thus insuring proper cycling of the latch when the next trigger occurs. The indicated release times (equivalent to trigger duration) allow time for the input latch to cycle and its signal to propagate.



Operation Notes (Continued)



Input to Pin 4 (12) Pins 5 (11) and $\frac{1}{3}$ (13) = H

6. RESET OPERATION—A LOW signal on \overline{C}_D , pin 3 (13), will terminate an output pulse, causing Q to go LOW and $\overline{\mathbb{Q}}$ to go HIGH. As long as $\overline{\mathbb{C}}_D$ is held LOW, a delay period cannot be initiated nor will attempted triggering cause spikes at the outputs. A reset pulse duration, in the LOW state, of 25 ns is sufficient to insure resetting. If the reset input goes LOW at the same time that a trigger transition occurs, the reset will dominate and the outputs will not respond to the trigger. If the reset input goes HIGH coincident with a trigger transition, the circuit will respond to the







FIGURE a


Typical Characteristics








TL/F/10203-7



INPUT PULSE $f \simeq 25 \text{ kHz}$ Amp \approx 3.0V Width \approx 100 ns $t_r = t_f \le 10 \text{ ns}$

TL/F/10203-8



Physical Dimensions inches (millimeters) (Continued) 0.050 - 0.0800.371 - 0.3901.270 - 2.032(9.423 - 9.906) $\frac{0.050\pm0.005}{(1.270\pm0.127)} \text{ TYP}$ 0.007 - 0.0180.004 - 0.006(0.178 - 0.457) TYP $\overline{(0.102-0.152)}$ <-- 0.000 MIN TYP 0.250 - 0.370 (6.350 - 9.398)0.300 0.245 - 0.275(7.620) MAX GLASS $\overline{(6.223-6.985)}$

DETAIL A

PIN NO. 1

IDENT

16-Lead Ceramic Flat Package (W) Order Number 96L02FMQB **NS Package Number W16A**

(0.381 - 0.482)

0.250 - 0.370

(6.350 - 9.398)

W16A (REV H)

LIFE SUPPORT POLICY

0.026 - 0.040(0.660 - 1.016)

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor

Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

0.008 - 0.012

 $\overline{(0.203-0.305)}$

DETAIL A

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications