

LF442 Dual Low Power JFET Input Operational Amplifier General Description Features

The LF442 dual low power operational amplifiers provide many of the same AC characteristics as the industry standard LM1458 while greatly improving the DC characteristics of the LM1458. The amplifiers have the same bandwidth, slew rate, and gain (10 k Ω load) as the LM1458 and only draw one tenth the supply current of the LM1458. In addition the well matched high voltage JFET input devices of the LF442 reduce the input bias and offset currents by a factor of 10,000 over the LM1458. A combination of careful layout design and internal trimming guarantees very low input offset voltage and voltage drift. The LF442 also has a very low equivalent input noise voltage for a low power amplifier.

The LF442 is pin compatible with the LM1458 allowing an immediate 10 times reduction in power drain in many applications. The LF442 should be used where low power dissipation and good electrical characteristics are the major considerations.

- 1/10 supply current of a LM1458: 400 µA (max)
- Low input bias current: 50 pA (max)
- Low input offset voltage: 1 mV (max)
- Low input offset voltage drift: 10 µV/°C (max)
- High gain bandwidth: 1 MHz
- High slew rate: 1 V/µs
- Low noise voltage for low power: $35 \text{ nV}/\sqrt{\text{Hz}}$
- Low input noise current: 0.01 pA/√Hz
- High input impedance: $10^{12}\Omega$
- High gain $V_{\Omega} = \pm 10V$, $R_{I} = 10k$: 50k (min)

Connection Diagrams Typical Connection Metal Can Package Vcc OUTPUT B OUTPUT INVERTING INVERTING LF442 NON-INVERTING NON-INVERTING 00915502 Pin 4 connected to case VEE **Top View** 00915501 Order Number LF442AMH or LF442MH/883 See NS Package Number H08A **Ordering Information Dual-In-Line Package** LF442XYZ X indicates electrical grade ΟΠΤΡΠΤ Δ Y indicates temperature range INVERTING INPUT A ОПТРИТ В "M" for military "C" for commercial NON-INVERTING INVERTING INPUT B INPUT / Z indicates package type "H" or "N" NON-INVERTING INPUT B 00915504 **Top View** Order Number LF442ACN or LF442CN See NS Package Number N08E BI-FET II[™] is a trademark of National Semiconductor Corporation.

© 2004 National Semiconductor Corporation DS009155

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

	LF442A	LF442
Supply Voltage	±22V	±18V
Differential Input Voltage	±38V	±30V
Input Voltage Range	±19V	±15V
(Note 2)		
Output Short Circuit	Continuous	Continuous
Duration (Note 3)		
	H Package	N Package
T, max	150°C	115°C

	H Package	N Package
θ _{JA} (Typical)		
(Note 4)	65°C/W	114°C/W
(Note 5)	165°C/W	152°C/W
θ_{JC} (Typical)	21°C/W	
Operating Temperature	(Note 5)	(Note 5)
Range		
Storage	–65°C≤T _A ≤150°C-	-65°C≤T _A ≤150°C
Temperature Range		
Lead Temperature	260°C	260°C
(Soldering, 10 sec.)		
ESD Tolerance	Rating to be	edetermined

DC Electrical Characteristics (Note 7)

Parameter	Conditions		LF442A			LF442			Units
			Min	Тур	Max	Min	Тур	Max	
Input Offset Voltage	R _s = 10 kΩ, T _A = 25°C			0.5	1.0		1.0	5.0	mV
	Over Temperatu	re						7.5	mV
Average TC of Input	R _s = 10 kΩ			7	10		7		µV/°C
Offset Voltage									
Input Offset Current	$V_{\rm S} = \pm 15V$	T _j = 25°C		5	25		5	50	pА
	(Notes 7, 8)	$T_j = 70^{\circ}C$			1.5			1.5	nA
		T _j = 125°C			10				nA
Input Bias Current	$V_{\rm S} = \pm 15V$	T _j = 25°C		10	50		10	100	pА
	(Notes 7, 8)	$T_j = 70^{\circ}C$			3			3	nA
		T _j = 125°C			20				nA
Input Resistance	T _i = 25°C			10 ¹²			10 ¹²		Ω
Large Signal Voltage	$V_{\rm S} = \pm 15$ V, $V_{\rm O} = \pm 10$ V,		50	200		25	200		V/mV
Gain									
	Over Temperatu	re	25	200		15	200		V/mV
Output Voltage Swing	$V_{\rm S} = \pm 15 V, R_{\rm L} = 10 \ {\rm k}\Omega$		±12	±13		±12	±13		V
Input Common-Mode			±16	+18		±11	+14		V
Voltage Range				-17			-12		V
Common-Mode	$R_{S} \le 10 \text{ k}\Omega$		80	100		70	95		dB
Rejection Ratio									
Supply Voltage	(Note 9)		80	100		70	90		dB
Rejection Ratio									
Supply Current				300	400		400	500	μA
	Input Offset Voltage Average TC of Input Offset Voltage Input Offset Current Input Bias Current Input Resistance Large Signal Voltage Gain Output Voltage Swing Input Common-Mode Voltage Range Common-Mode Rejection Ratio Supply Voltage Rejection Ratio	$\begin{tabular}{ c c c c } \hline R_S &= 10 \ k\Omega, \ T_A &= 0 \ Vor \ Temperatu \ Average \ TC \ of \ Input \ Offset \ Voltage \ Input \ Offset \ Voltage \ Input \ Offset \ Current \ V_S &= \pm 15V \ (Notes \ 7, \ 8) \ Input \ Bias \ Current \ V_S &= \pm 15V \ (Notes \ 7, \ 8) \ Input \ Bias \ Current \ V_S &= \pm 15V \ (Notes \ 7, \ 8) \ Input \ Resistance \ T_j &= 25^\circ C \ Large \ Signal \ Voltage \ Gain \ R_L &= 10 \ k\Omega, \ T_A &= 0 \ V_S &= \pm 15V \ (Notes \ 7, \ 8) \ Input \ Resistance \ V_S &= \pm 15V, \ V_O &= R_L &= 10 \ k\Omega, \ T_A &= 0 \ Vor \ Temperatu \ Output \ Voltage \ Swing \ V_S &= \pm 15V, \ R_L &= 0 \ Voltage \ Range \ Common-Mode \ Voltage \ Range \ Common-Mode \ R_S &\leq 10 \ k\Omega \ Rejection \ Ratio \ Supply \ Voltage \ (Note \ 9) \ Rejection \ Ratio \ Supply \ Voltage \ Supply \ Voltage \ Ratio \ Supply \ Voltage \ Voltage \ Supply \ Voltage \ Volta$	$\begin{tabular}{ c c c c c } \hline \mbox{Input Offset Voltage} & $R_{\rm S} = 10 \ {\rm k}\Omega, \ T_{\rm A} = 25^{\circ}{\rm C}$ \\ \hline \mbox{Over Temperature} \\ \hline \mbox{Average TC of Input} \\ \mbox{Offset Voltage} & $R_{\rm S} = 10 \ {\rm k}\Omega$ \\ \hline \mbox{Input Offset Current} & $V_{\rm S} = \pm 15V$ & $T_{\rm j} = 25^{\circ}{\rm C}$ \\ \hline \mbox{(Notes 7, 8)} & $T_{\rm j} = 125^{\circ}{\rm C}$ \\ \hline \mbox{Input Bias Current} & $V_{\rm S} = \pm 15V$ & $T_{\rm j} = 25^{\circ}{\rm C}$ \\ \hline \mbox{(Notes 7, 8)} & $T_{\rm j} = 25^{\circ}{\rm C}$ \\ \hline \mbox{Input Resistance} & $T_{\rm j} = 25^{\circ}{\rm C}$ \\ \hline \mbox{Input Resistance} & $T_{\rm j} = 25^{\circ}{\rm C}$ \\ \hline \mbox{Large Signal Voltage} & $V_{\rm S} = \pm 15V$, $V_{\rm O} = \pm 10V$, $R_{\rm L} = 10 \ {\rm k}\Omega$ \\ \hline \mbox{Gain} & $T_{\rm j} = 25^{\circ}{\rm C}$ \\ \hline \mbox{Over Temperature} \\ \hline \mbox{Output Voltage Swing} & $V_{\rm S} = \pm 15V$, $R_{\rm L} = 10 \ {\rm k}\Omega$ \\ \hline \mbox{Input Common-Mode} \\ \hline \mbox{Voltage Range} & $V_{\rm S} = \pm 15V$, $R_{\rm L} = 10 \ {\rm k}\Omega$ \\ \hline \mbox{Rejection Ratio} & $R_{\rm S} \le 10 \ {\rm k}\Omega$ \\ \hline \mbox{Supply Voltage} \\ \hline \mbox{Rejection Ratio} & $(Note 9)$ \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c c } \hline Min \\ \hline Input Offset Voltage & $R_S = 10 \ k\Omega, \ T_A = 25 \ ^\circ C & $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	$\begin{tabular}{ c c c c c } \hline Min & Typ \\ \hline Input Offset Voltage & $$R_S = 10 \ k\Omega, $T_A = 25^\circ$C$ & 0.5$ \\ \hline $Over Temperature$ & $$Over Temperature$ & $$$Over Temperature$ & $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$	$\begin{tabular}{ c c c c c } \hline Min & Typ & Max \\ \hline Input Offset Voltage & $R_S = 10 \ k\Omega, \ T_A = 25^\circ C & 0.5 & 1.0 \\ \hline Over Temperature & $$0.5 & 1.0 \\ \hline Over Temperature & $$10 \ Max \\ \hline Over Temperature & $$1.0 \ Over Temperature & $$1.0 \\ \hline Over Temperature & $$1.0 \ Max \\ \hline Over Temperature & $$2.0 \ Max \\ \hline Over Temperat$	$ \begin{array}{ c c c c c c c c c } \hline \mbox{Min} & Typ & Max & Min \\ \hline \mbox{Input Offset Voltage} & R_{S} = 10 \ \mbox{k\Omega$, T_{A} = 25°C & 0.5 & 1.0 \\ \hline \mbox{Over Temperature} & & & & & & & & & \\ \hline \mbox{Over Temperature} & & & & & & & & & & & \\ \hline \mbox{Average TC of Input} & R_{S} = 10 \ \mbox{k\Omega$} & & & & & & & & & & & & & & & \\ \hline \mbox{Offset Voltage} & & R_{S} = 10 \ \mbox{k\Omega$} & & & & & & & & & & & & & & & \\ \hline \mbox{Offset Voltage} & & R_{S} = 10 \ \mbox{k\Omega$} & & & & & & & & & & & & & & & \\ \hline \mbox{Input Offset Current} & V_{S} = \pm 15V & & & & & & & & & & & & & & & & \\ \hline \mbox{Input Bias Current} & V_{S} = \pm 15V & & & & & & & & & & & & & & & & & \\ \hline \mbox{Input Bias Current} & V_{S} = \pm 15V & & & & & & & & & & & & & & & & & & &$	$ \begin{array}{ c c c c c c c c c } \hline \mbox{Min} & Typ & Max & Min & Typ \\ \hline \mbox{Min} & Typ & Max & Min & Typ \\ \hline \mbox{Min} & Typ & Max & Min & Typ \\ \hline \mbox{Min} & Order & O.5 & 1.0 & 0.5 & 0.5 & 0.5 \\ \hline \mbox{Over Temperature} & O.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 & 0.5 $	$ \begin{array}{ c c c c c c } \hline Min & Typ & Max & Min & Typ & Max \\ \hline Input Offset Voltage & $ P_{\rm S} = 10 \ {\rm k}\Omega, \ T_{\rm A} = 25 \ C & 0.5 & 1.0 & 1.0 & 5.0 \\ \hline Over \ Temperature & $ & $ & $ & $ & $ & $ & $ & $ & $ & $

AC Electrical Characteristics (Note 7)

Symbol	Parameter	Conditions	LF442A			LF442			Units
			Min	Тур	Max	Min	Тур	Max	1
	Amplifier to Amplifier	$T_A = 25^{\circ}C, f = 1 \text{ Hz}-20 \text{ kHz}$		-120			-120		dB
	Coupling	(Input Referred)							
SR	Slew Rate	$V_{\rm S} = \pm 15 V, T_{\rm A} = 25^{\circ} {\rm C}$	0.8	1		0.6	1		V/µs
GBW	Gain-Bandwidth Product	$V_{\rm S} = \pm 15 V, T_{\rm A} = 25^{\circ} {\rm C}$	0.8	1		0.6	1		MHz
e _n	Equivalent Input Noise	$T_{A} = 25^{\circ}C, R_{S} = 100\Omega,$		35			35		nV/√Hz
	Voltage	f = 1 kHz							
i _n	Equivalent Input Noise	$T_A = 25^{\circ}C$, f = 1 kHz		0.01			0.01		pA/√Hz
	Current								

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 4: The value given is in 400 linear feet/min air flow.

Note 5: The value given is in static air.

Note 6: These devices are available in both the commercial temperature range $0^{\circ}C \le T_A \le 70^{\circ}C$ and the military temperature range $-55^{\circ}C \le T_A \le 125^{\circ}C$. The temperature range is designated by the position just before the package type in the device number. A "C" indicates the commercial temperature range and an "M" indicates the military temperature range. The military temperature range is available in "H" package only.


Note 7: Unless otherwise specified, the specifications apply over the full temperature range and for $V_S = \pm 20V$ for the LF442A and for $V_S = \pm 15V$ for the LF442. V_{OS} , I_B , and I_{OS} are measured at $V_{CM} = 0$.


Note 8: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_j = T_A + \theta_{jA}P_D$ where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 9: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from $\pm 15V$ to $\pm 5V$ for the LF442 and $\pm 20V$ to $\pm 5V$ for the LF442A.

Note 10: Refer to RETS442X for LF442MH military specifications.

Simplified Schematic









LF442

Typical Performance Characteristics (Continued)





1k 10k

FREQUENCY (Hz)

Power Supply Rejection

Ratio

- SUPPLY

1k

FREQUENCY (Hz)

10k

100k 1M

 $V_S=\pm\,15V$

 $T_A = 25^\circ C$

SUPPLY

100k

1M

00915533

00915531

10 100

1

140

120

100

80

60

40


20

0


10

100


POWER SUPPLY REJECTION RATIO (dB)





Common-Mode Rejection Ratio



00915532







00915509

00915510

Application Hints

This device is a dual low power op amp with internally trimmed input offset voltages and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.


Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased to allow normal circuit operation with power supplies of ±3.0V. Supply voltages less than these may degrade the common-mode rejection and restrict the output voltage swing.


Typical Applications



Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequenty there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.




Runs from 9v batteries (±9V supplies)


Fully settable gain and time constant

Battery powered supply allows direct plug-in interface to strip chart recorder without common-mode problems







Detailed Schematic



Physical Dimensions inches (millimeters) unless otherwise noted





LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +44 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.