

## N-CHANNEL 24V - 0.0042 Ω - 60A DPAK/IPAK STripFET™ III POWER MOSFET



- **TYPICAL R**<sub>DS</sub>(on) =  $0.0042 \Omega \text{ } \textcircled{2} 10 \text{ V}$
- TYPICAL R<sub>DS</sub>(on) = 0.005 Ω @ 5 V
- R<sub>DS(ON)</sub> \* Qg INDUSTRY's BENCHMARK
- CONDUCTION LOSSES REDUCED
- **B** SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- THROUGH-HOLE IPAK (TO-251) POWER PACKAGE IN TUBE (SUFFIX "-1")
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

#### **DESCRIPTION**

The STD100NH02L utilizes the latest advanced design rules of ST's proprietary STripFET™ technology. This is suitable fot the most demanding DC-DC converter application where high efficiency is to be achieved.

#### **APPLICATIONS**

**B** SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTES

**ABSOLUTE MAXIMUM RATINGS**



#### **INTERNAL SCHEMATIC DIAGRAM**



#### **Symbol Parameter Value Unit** V<sub>spike(1)</sub> Drain-source Voltage Rating 30 30 V  $V_{DS}$  Drain-source Voltage (V<sub>GS</sub> = 0)  $24$  24 V V<sub>DGR</sub> Drain-gate Voltage (R<sub>GS</sub> = 20 kΩ) 24 24 V VGS Gate- source Voltage ± 20 V  $I_D^{(2)}$  Drain Current (continuous) at  $T_C = 25^{\circ}C$  60 60 A  $I_D^{(2)}$  Drain Current (continuous) at T<sub>C</sub> = 100°C 60 60 A I<sub>DM</sub>(3) Drain Current (pulsed) 240 240 A  $P_{\text{tot}}$  Total Dissipation at T<sub>C</sub> = 25°C 100 100 W Derating Factor **Details Details Details W/°C** E<sub>AS</sub><sup>(4)</sup> Single Pulse Avalanche Energy and the second state 800 mJ  $\frac{T_{\text{stg}}}{T_i}$  Storage Temperature -55 to 175 °C Max. Operating Junction Temperature

#### September 2003 1/12

#### **THERMAL DATA**



#### **ELECTRICAL CHARACTERISTICS** (T<sub>CASE</sub> = 25 °C UNLESS OTHERWISE SPECIFIED) OFF



#### ON (5**)**



#### DYNAMIC



 $\sqrt{1}$ 

#### **ELECTRICAL CHARACTERISTICS** (continued)

#### **SWITCHING ON**



#### **SWITCHING OFF**



#### **SOURCE DRAIN DIODE**



Safe Operating Area Thermal Impedance



(1) Garanted when external Rg=4.7 Ω and tf < tfmax. (5) Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %. (2) Value limited by wire bonding (6) Qoss = Coss\*∆ Vin , Coss = Cgd + Cds . See Appendix A

<sup>(3)</sup> Pulse width limited by safe operating area.  $\hspace{1cm}$  (7) Gate charge for synchronous operation (4) Starting T<sub>j</sub> = 25 <sup>o</sup>C, I<sub>D</sub> = 30A, V<sub>DD</sub> = 15V .







 $\overline{6}$ 

 $\overline{9}$ 

 $\overline{12}$ 

 $\overline{V_{DS}(V)}$  $\overline{51}$ 

GC95970



. .

Normalized Gate Threshold Voltage vs Temperature Normalized on Resistance vs Temperature



 $50$ 

 $\mathsf{O}\xspace$ 

 $100$ 

 $\overline{TJ(C)}$ 

 $0.8$ 

 $-50$ 

 $\sqrt{27}$ 





**Fig. 3:** Switching Times Test Circuits For Resistive Load







#### 6/12



**Fig. 4:** Gate Charge test Circuit



勾



### **TO-251 (IPAK) MECHANICAL DATA**



 $7/12$ 



### **TO-252 (DPAK) MECHANICAL DATA**





 $\sqrt{M}$ 



### TAPE AND REEL SHIPMENT (suffix "T4")\*





9/12

### **APPENDIX A**<br>Buck Converter: Power Losses Estimation **Buck Converter: Power Losses Estimation**



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the temperature is not considered. The real devices is **e**moved to allow for a safer working innerion heat generated inside the devices is removed to allow for a safer working junction

............<br>The low side The low side (**SW2**) device requires:

- Very low  $R_{DS(on)}$  to reduce conduction losses
- Small  $Q_{\text{gls}}$  to reduce the gate charge losses
- Small C<sub>oss</sub> to reduce losses due to output capacitance
- Small  $Q_{rr}$  to reduce losses on SW<sub>1</sub> during its turn-on
- The  $C_{gd}/C_{gs}$  ratio lower than  $V_{th}/V_{gg}$  ratio especially with low drain to source voltage to avoid the cross conduction phenomenon;

- Small  $R_g$  and  $L_s$  to allow higher gate current peak and to limit the voltage feedback on the gate
- Small  $Q_g$  to have a faster commutation and to reduce gate charge losses<br>• I ow  $R_{\text{max}}$  to reduce the conduction losses
- Low  $R_{DS(on)}$  to reduce the conduction losses.

10/12

57





 $1$  Dissipated by SW1 during turn-on

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

> The ST logo is registered trademark of STMicroelectronics 2002 STMicroelectronics - All Rights Reserved

> All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

**http://www.st.com**

12/12

 $\sqrt{M}$