



# CEM9953A



PRELIMINARY

## Dual P-Channel Enhancement Mode MOSFET

5

### FEATURES

- -30V , -2.9A ,  $R_{DS(ON)}=100m\Omega$  @  $V_{GS}=-10V$ .  
 $R_{DS(ON)}=150m\Omega$  @  $V_{GS}=-4.5V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.
- Surface Mount Package.



### ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous <sup>a</sup> @ $T_J=125^\circ\text{C}$ -Pulsed <sup>b</sup>	$I_D$	$\pm 2.9$	A
	$I_{DM}$	$\pm 10$	A
Drain-Source Diode Forward Current <sup>a</sup>	$I_S$	-1.2	A
Maximum Power Dissipation <sup>a</sup>	PD	2	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient <sup>a</sup>	$R_{\theta JA}$	78	$^\circ\text{C/W}$
--	-----------------	----	--------------------

# CEM9953A

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C unless otherwise noted)

5

Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA	-30			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V			-2	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V			±100	nA
<b>ON CHARACTERISTICS<sup>b</sup></b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-1	-1.6	-3	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-1A			100	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-0.5A			150	mΩ
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>DS</sub> =-5V, V <sub>GS</sub> =-10V	-10			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =-15V, I <sub>D</sub> =-2.9A	2			S
<b>DYNAMIC CHARACTERISTICS<sup>c</sup></b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =-10V, V <sub>GS</sub> =0V f=1.0MHz		350	460	pF
Output Capacitance	C <sub>OSS</sub>			260	340	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			100	130	pF
<b>SWITCHING CHARACTERISTICS<sup>c</sup></b>						
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> =-10V, R <sub>L</sub> =10Ω, I <sub>D</sub> =-1A, V <sub>GEN</sub> =-10V, R <sub>GEN</sub> =6Ω		12	40	ns
Rise Time	t <sub>r</sub>			13	40	ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>			18	90	ns
Fall Time	t <sub>f</sub>			7	50	ns
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-10V, I <sub>D</sub> =-2.9A, V <sub>GS</sub> =-10V		10	25	nC
Gate-Source Charge	Q <sub>gs</sub>			2		nC
Gate-Drain Charge	Q <sub>gd</sub>			3		nC

# CEM9953A

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
<b>DRAIN-SOURCE DIODE CHARACTERISTICS<sup>b</sup></b>						
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0V, I <sub>S</sub> = -1.25A		-0.8	-1.3	V

5

### Notes

- a. Surface Mounted on FR4 Board, t ≤ 10sec.
- b. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- c. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance






Figure 4. On-Resistance Variation with Drain Current and Temperature

# CEM9953A


5




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Breakdown Voltage Variation with Temperature**




**Figure 7. Transconductance Variation with Drain Current**



**Figure 8. Body Diode Forward Voltage Variation with Source Current**



**Figure 9. Gate Charge**



**Figure 10. Maximum Safe Operating Area**

# CEM9953A

5




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve