## FEATURES

- 8, 10 and 12-Bit resolutions
- Settling times to 25ns
- $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max. gain tempco
- Unipolar or bipolar operation
- Current output
- Internal feedback resistors
- High-reliability MIL-STD-883 models



## GENERAL DESCRIPTION

The DAC-HF Series of hybrid DAC's are ultra high-speed, current output devices. They incorporate state-of-the-art performance in a miniature package, achieving maximum output settling times of 25 ns for the 8 and 10-bit models and 50ns for the 12-bit model. They can be used to drive a resistor load directly for up to $\pm 1 \mathrm{~V}$ output or a fast operational ampifier (such as DATEL's AM-500) for higher voltage outputs with sub-microsecond settling times. A tapped feedback resistor and a bipolar offset resistor are included internally to give five programmable output voltage ranges with an external operational amplifier.
The DAC-HF design combines proven hybrid construction techniques with advanced circuit design to realize high-speed current switching. The design incorporates fast PNP current switches driving a low-impedance R-2R thin-film ladder network. The nichrome thin-film resistor network is deposited by electron beam evaporation on a lowcapacitance substrate to assure high-speed performance. The resistors are then functionally trimmed by laser for optimum linearity.

## INPUT/OUTPUT CONNECTIONS, DAC-HF 12B

| PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- |
| 1 | BIT 1 (MSB) | 24 | +15V SUPPLY |
| 2 | BIT 2 | 23 | GROUND |
| 3 | BIT 3 | 22 | -15V SUPPLY |
| 4 | BIT 4 | 21 | REFERENCEOUT |
| 5 | BIT 5 | 20 | BIPOLAR OFFSET |
| 6 | BIT 6 | 19 | 10V RANGE |
| 7 | BIT 7 | 18 | OUTPU |
| 8 | BIT 8 | 17 | 20V RANGE |
| 9 | BIT 9* | 16 | REFERENCEIN |
| 10 | BIT 10* | 15 | GROUND |
| 11 | BIT 11* | 14 | GROUND |
| 12 | BIT 12 (LSB) * | 13 | GROUND |

* See note in Figure 1


Figure 1. Functional Block Diagram

## ABSOLUTE MAXIMUM RATINGS, ALL MODELS

| Positive Supply, Pin 24 | +18 V |
| :--- | :--- |
| Negative Supply, Pin 22 | -18 V |
| Digital Input Voltage, Pins 1-12 | +15 V |
| Lead Temperature (soldering, 10s) | $300^{\circ} \mathrm{C}$ |

## FUNCTIONAL SPECIFICATIONS

(Typical at $+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{~V}$ supplies unless otherwise noted.)

| DESCRIPTION | 8B | 10B | 12 |
| :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |
| Resolution, Bits <br> Coding, Unipolar Output <br> Coding, Bipolar Output <br> Input Logic Level, Bit ON ("1") <br> Input Logic Level, Bit OFF ("0") | $\begin{gathered} 8 \\ \text { Straig } \\ \text { Offset } \\ +2.0 \mathrm{~V} \\ \text { OV to } \end{gathered}$ | $\begin{aligned} & 10 \\ & \text { ary } \\ & \text { y } \\ & .5 \mathrm{~V} \text { at } \\ & \text { at }-2 . \end{aligned}$ |  |
| PERFORMANCE |  |  |  |
| Nonlinearity Error, max. <br> Tmin to $\mathrm{T}_{\text {max }}$ <br> Differential Nonlinearity Error, max. <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {MAX }}$ <br> Monotonicity <br> Gain Tempco, max. <br> Offset Tempco, Bipolar, max. <br> Zero Tempco, max. <br> Settling Time, ns max. (3) <br> Power Supply Sensitivity | $\begin{gathered} \pm 0.01 \\ \pm 0.02 \\ \pm 0.01 \\ \pm 0.02 \\ \text { Guara } \\ \pm 20 \mathrm{pr} \\ \pm 10 \mathrm{pp} \\ \pm 1.5 \mathrm{p} \\ 25 \\ \pm 0.01 \end{gathered}$ | over o <br> of FSR <br> of FS <br> 25 <br> upply | mp |
| OUTPUTS |  |  |  |
| Output Current Range, Unipolar <br> Output Current Range, Bipolar <br> Output Compliance Voltage <br> Output Voltage Ranges (1) <br> Output Resistance <br> Output Capacitance <br> Output Leakage Current, All Bits OFF | 0 to $\pm 2.5$ $\pm 1.2 \mathrm{~V}$ <br> 0 to 0 to $\pm 2.5 \mathrm{~V}$ $\pm 5 \mathrm{~V}$ $\pm 10 \mathrm{~V}$ 4000 15pF 15 nA | $\pm 10 \%$ |  |
| POWER REQUIREMENTS |  |  |  |
| Supply Voltages <br> Positive Quiescent Current, max. <br> Negative Quiescent Current, max. | $\begin{gathered} \pm 15 \mathrm{~V} \\ 40 \mathrm{~mA} \\ 17 \mathrm{~ms} \end{gathered}$ | $\begin{aligned} & 45 \mathrm{~mA} \\ & 17 \mathrm{~mA} \end{aligned}$ |  |
| PHYSICAL ENVIRONME NTAL |  |  |  |
| Operating Temperature Range, Case <br> Storage Temperature Range <br> Package Type <br> Weight | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \text { (BMC) } \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \text { (BMM, 883) } \\ & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ & 24 \text {-pin ceramic DDIP } \\ & 0.22 \text { ounces ( } 6.3 \text { grams) } \end{aligned}$ |  |  |

## Footnotes

(1) With external operational amplifier.
(2) FSR is Full Scale Range, or the difference between minimum and maximum output values.
Full-scale current change to $\pm 1$ LSB with $400 \Omega$ load.

## TECHNICAL NOTES

1. Proper operation of the DAC-HF Series converters is dependent on good board layout and connection practices. Bypass supplies as shown in the connection diagrams. Mount bypass capacitors close to the converter, directly to the supply pins where possible.
2. Use of a ground plane is particularly important in highspeed D/A converters as it reduces high-frequency noise and aids in decoupling the digital inputs from the analog output. Avoid ground loop problems by connecting all grounds on the board to the ground plane. The remainder of the ground plane should include as much of the circuit board as possible.
3. When the converter is configured for voltage output with an external operational amplifier, keep the leads from the converter to the output amplifier as short as possible.
4. The high-speed current switching technique used in the DAC-HF Series inherently reduces the amplitude and duration of large transient spikes at the output ("glitches"). The most severe glitches occur at half-scale, the major carry transition from $011 \ldots 1$ to $100 \ldots 0$ or vice versa. At this time, a skewing of the input codes can create a transition state code of $111 \ldots 1$. The duration of the "transition state code" is dependent on the degree of skewing, but its effect is dependent on the speed of the DAC (an ultra-fast DAC will respond to these brief spurious inputs to a greater degree than a slow DAC).

Minimize the effects of input skewing by using a highspeed input register to match input switching times. The input register recommended for use with the DAC-HF is easily implemented with two Texas Instruments SN74S174 hex D-type flip-flops. This register will reduce glitches to a very low level and ensure fast output settling times.
5. Test the DAC-HF using a low-capacitance test probe (such as a 10X probe). Take care to assure the shortest possible connection between probe ground and circuit ground. Long probe ground leads may pick up environmental E.M.I. causing artifacts on the scope display, i.e., signals that do not originate at the unit under test.
6. Passive components used with the DAC-HF may be as indicated here: $0.1 \mu \mathrm{~F}$ and $1 \mu \mathrm{~F}$ bypass capacitors should be ceramic type and tantalum type respectively; the $400 \Omega$ output load is a $\pm 0.1 \%, 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, metal-film type; adjustment potentiometers are ceremet types; other resistors may be $\pm 10 \%$ carbon composition types.
7. Output voltage compliance is $\pm 1.2 \mathrm{~V}$ to preserve the linearity of the converter. In the bipolar mode, the DAC-HF can be operated with no load to give an output voltage of $\pm 1.0 \mathrm{~V}$. In the unipolar mode, the load resistance must be less than $600 \Omega$ to give less than +1.2 V output. The specified output currents of 0 to +5 mA and $\pm 2.5 \mathrm{~mA}$ are measured into a short circuit or an operational amplifier summing junction.

## CALIBRATION PROCEDURE

## Unipolar Output Current

1. Connect the converter as shown in Figure 2.
2. Set all inputs low and adjust the ZERO ADJUST potentiometer for a reading of OV at the output.
3. Set all inputs high and adjust the GAIN ADJUST potentiometer for a reading of -F.S. + 1LSB (See Table 1).

## Bipolar Output Current

1. Connect the converter as shown in Figure 3.
2. Set all inputs low and adjust the OFFSET ADJUST and LOAD potentiometer for an output reading of + F.S. (See Table 2).
3. Set all inputs high and adjust the GAIN ADJUST potentiometer for an output reading of -F.S. + 1LSB (See Table 2).


Figure 3. Bipolar Current Output Connections


Figure 2. Unipolar Current Output Connections

Table 1. 12-Bit Unipolar Output Coding

| UNIPOLAR <br> SCALE | INPUT CODING | ANALOG OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 0 to IV F.S. | $\mathbf{0}$ to -5V F.S. | $\mathbf{0}$ to -10V F.S. |
| - F.S. +1LSB | 111111111111 | +0.9998 V | -4.9988 V | -9.9976 V |
| $-3 / 4 \mathrm{~F} . \mathrm{S}$. | 110000000000 | +0.7500 V | -3.7500 V | -7.5000 V |
| $-1 / 2$ F.S. | 100000000000 | +0.5000 V | -2.5000 V | -5.0000 V |
| $-1 / 4 \mathrm{~F} . \mathrm{S}$. | 010000000000 | +2.5000 V | -1.2500 V | -2.5000 V |
| -1 1LSB | 000000000001 | +0.0002 V | -0.0012 V | -0.0024 V |
| 0 | 000000000000 | 0.0000 V | 0.0000 V | 0.0000 V |

Table 2. 12-Bit Bipolar Output Coding

| BIPOLAR SCALE | INPUT CODING OFFSET <br> BINARY | ANALOG OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\pm 0.5 \mathrm{~F} . \mathrm{S}$. | $\pm 2.5 \mathrm{~V}$ F.S. | $\pm 5 \mathrm{~F} .5$. | $\pm 10 \mathrm{~F} .5$. |
| -f.S. +1LSB | 111111111111 | +0.4998V | $-2.4988 \mathrm{~V}$ | -4.9976V | -9.9951V |
| -1/2F.S. | 110000000000 | +0.1250V | -1.2500V | -2.5000V | -5.0000V |
| -1LSB | 100000000001 | +0.0002V | -0.0012V | $-0.0024 \mathrm{~V}$ | -0.0049V |
| 0 | 100000000000 | 0.0000 V | 0.0000 | 0.0000 V | 0.0000V |
| +1/2F.S. | 010000000000 | -0.1250V | +1.2500V | +2.5000 | +5.0000 |
| +F.S.- 1LSB | 000000000001 | -0.4998V | +2.4988V | +4.9976V | +9.9951V |
| +F.S. | 000000000000 | -0.5000V | +2.5000V | +5.0000 | +10.0000 |

Table 3. Programmable Output Range Pin Connections

| OUTPUT VOLTAGE <br> RANGE | FEEDBACK <br> CONNECTIONS | CONNECT THESE <br> PINS TOGETHER |
| :---: | :---: | :---: |
| 0 to -5 V | PIN 19 | PIN 17 to PIN 18/PIN 20 to PIN 23 |
| 0 to -10 V | PIN 19 | PIN 20 to PIN 23 |
| $\pm 2.5 \mathrm{~V}$ | PIN 19 | PIN 17 to PIN $18 /$ PIN 20 to PIN 18 |
| $\pm 5 \mathrm{~V}$ | PIN 19 | PIN 20 to PIN 18 |
| $\pm 10 \mathrm{~V}$ | PIN 17 | PIN 20 to PIN 18 |

In all programmable output ranges, pin 18 connects to external operational amplifier inverting input.


Figure 4. Equivalent Output Circuit


50nsec/DIV


50nsec/DIV

DAC-HF with AM- $500, \pm 5 \mathrm{~V}$ output full scale ( 10 V ) step

Figure 5. Voltage Output Waveforms


Figure 6. Unipolar Ultra-Fast Voltage Output Circuit

APPLICATIONS


Figure 7. Unipolar Fast Voltage Output Circuit


C\&D Technologies, Inc.
11 Cabot Boulevard, Mansfield, MA 02048-1151 U.S.A.
Tel: (508) 339-3000 (800) 233-2765 Fax: (508) 339-6356
www.cd4power.com email: sales@cdtechno.com

## ISO 9001 REGISTERED

DS-0132C 6/2007
C\&D Technologies, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

USA: Tucson (Az), Tel: (800) 547 2537, email: sales@cdtechno.com Portland (OR), Tel: 971206 2800, email: portland@cdtechno.com
Canada: Toronto, Tel: (905) 944 2850, email: toronto@cdtechno.com
United Kingdom: Milton Keynes, Tel: +44 (0)1908 615232,
email: mk@cdtechno.com
France: Montigny Le Bretonneux, Tel: +33 (0)1 346001 01, email: france@cdtechno.com
Germany: München, Tel: +49 (0)89-544334-0, email: ped.munich@cdtechno.com
Japan: Tokyo, Tel: 3-3779-1031, email: sales_tokyo@cdtechno.com
Osaka, Tel: 6-6354-2025, email: sales_osaka@cdtechno.com Website: www.cd4power.jp
China: Shanghai, Tel: +86 215027 3678, email: shanghai@cdtechno.com Guangzhou, Tel: +86 208221 8066, email: guangzhou@cdtechno.com

