

MCP6001/2/4

1 MHz Bandwidth Low Power Op Amp

Features

- Available in SC-70-5 and SOT-23-5 packages
- · 1 MHz Gain Bandwidth Product (typ.)
- · Rail-to-Rail Input/Output
- · Supply Voltage: 1.8V to 5.5V
- Supply Current: I_O = 100 μA (typ.)
- 90° Phase Margin (typ.)
- · Temperature Range:
 - Industrial: -40°C to +85°C
 - Extended: -40°C to +125°C
- · Available in Single, Dual and Quad Packages


Applications

- · Automotive
- · Portable Equipment
- · Photodiode Pre-amps
- · Analog Filters
- · Notebooks and PDAs
- · Battery-Powered Systems

Available Tools

Spice Macro Models (at www.microchip.com)
FilterLab[®] Software (at www.microchip.com)

Typical Application




Description

The Microchip Technology Inc. MCP6001/2/4 family of operational amplifiers (op amps) is specifically designed for general-purpose applications. This family has a 1 MHz gain bandwidth product and 90° phase margin (typ.). It also maintains 45° phase margin (typ.) with 500 pF capacitive load. This family operates from a single supply voltage as low as 1.8V, while drawing 100 μA (typ.) quiescent current. Additionally, the MCP6001/2/4 supports rail-to-rail input and output swing, with a common mode input voltage range of V_{DD} + 300 mV to V_{SS} - 300 mV. This family of operational amplifiers is designed with Microchip's advanced CMOS process.

The MCP6001/2/4 family is available in the industrial and extended temperature ranges. It also has a power supply range of 1.8V to 5.5V.

Package Types



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

V _{DD} - V _{SS}	7.0V
All Inputs and Outputs	V_{SS} -0.3V to V_{DD} +0.3V
Difference Input Voltage	V _{DD} - V _{SS}
Output Short Circuit Current	continuous
Current at Input Pins	±2 mA
Current at Output and Supply Pins	±30 mA
Storage Temperature	65°C to +150°C
Maximum Junction Temperature (T_J)	+150°C
FSD Protection On All Pins (HBM:MI	M) $> 4 kV \cdot 200V$

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE

Name	Function
V_{IN} +, V_{INA} +, V_{INB} +, V_{INC} +, V_{IND} +	Non-inverting Inputs
V_{IN} -, V_{INA} -, V_{INB} -, V_{INC} -, V_{IND} -	Inverting Inputs
V_{DD}	Positive Power Supply
V _{SS}	Negative Power Supply
V _{OUT} , V _{OUTA} , V _{OUTB} , V _{OUTC} , V _{OUTD}	Outputs

DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/2$, R_L = 10 kΩ to $V_{DD}/2$, and $V_{OUT} \sim V_{DD}/2$.

to V _{DD} /2, and V _{OUT} ~ V _{DD} /2.	1 _			I I		
Parameters	Sym	Min	Тур	Max	Units	Conditions
Input Offset						
Input Offset Voltage	Vos	-7.0	_	+7.0	mV	V _{CM} = V _{SS}
Input Offset Drift with Temperature	$\Delta V_{OS}/\Delta T_{A}$		±2.0	_	μV/°C	T_A = -40°C to +125°C, V_{CM} = V_{SS}
Power Supply Rejection	PSRR		86	_	dB	V _{CM} = V _{SS}
Input Bias Current and Impedance						
Input Bias Current:	I _B		±1.0	_	pA	
Industrial Temperature	I _B	_	19	_	pA	T _A = +85°C
Extended Temperature	I _B	_	1100	_	pA	T _A = +125°C
Input Offset Current	I _{OS}	_	±1.0	_	pA	
Common Mode Input Impedance	Z _{CM}	_	10 ¹³ 6	_	ΩpF	
Differential Input Impedance	Z _{DIFF}	_	10 ¹³ 3	_	Ω pF	
Common Mode						
Common Mode Input Range	V_{CMR}	$V_{SS} - 0.3$	1	V _{DD} + 0.3	V	
Common Mode Rejection Ratio	CMRR	60	76	_	dB	$V_{CM} = -0.3V$ to 5.3V, $V_{DD} = 5V$
Open-Loop Gain	·			•		•
DC Open-Loop Gain (large signal)	A _{OL}	88	112	_	dB	V_{OUT} = 0.3V to V_{DD} - 0.3V, V_{CM} = V_{SS}
Output						
Maximum Output Voltage Swing	V_{OL}, V_{OH}	V _{SS} + 25	_	V _{DD} – 25	mV	V _{DD} = 5.5V
Output Short-Circuit Current	I _{SC}	_	±6	_	mA	V _{DD} = 1.8V
		_	±23	_	mA	V _{DD} = 5.5V
Power Supply						
Supply Voltage	V_{DD}	1.8	_	5.5	V	
Quiescent Current per Amplifier	IQ	50	100	170	μΑ	I _O = 0, V _{DD} = 5.5V, V _{CM} = 5V

AC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8 to 5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, R_L = 10 kΩ to $V_{DD}/2$, and C_L = 60 pF.

Parameters	Sym	Min	Тур	Max	Units	Conditions
AC Response						
Gain Bandwidth Product	GBWP	_	1.0	_	MHz	
Phase Margin	PM	_	90	_	٥	G = +1
Slew Rate	SR	_	0.6	_	V/µs	
Noise			_		,	
Input Noise Voltage	E _{ni}	_	6.1	_	µVр-р	f = 0.1 Hz to 10 Hz
Input Noise Voltage Density	e _{ni}	_	28	_	nV/√Hz	f = 1 kHz
Input Noise Current Density	i _{ni}	_	0.6	_	fA/√Hz	f = 1 kHz

TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, V_{DD} = +1.8V to +5.5V, and V_{SS} = GND.									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Temperature Ranges									
Industrial Temperature Range	T _A	-40	_	+85	°C				
Extended Temperature Range	T _A	-40	_	+125	°C				
Operating Temperature Range	T _A	-40	_	+125	°C	(Note)			
Storage Temperature Range	T _A	-65	_	+150	°C				
Thermal Package Resistances									
Thermal Resistance, 5L-SC70	θ_{JA}	_	331	_	°C/W				
Thermal Resistance, 5L-SOT-23	θ_{JA}	_	256	_	°C/W				
Thermal Resistance, 8L-PDIP	θ_{JA}	_	85	_	°C/W				
Thermal Resistance, 8L-SOIC (150 mil)	θ_{JA}	_	163	_	°C/W				
Thermal Resistance, 8L-SOIC (208 mil)	θ_{JA}	_	118	_	°C/W				
Thermal Resistance, 8L-MSOP	θ_{JA}	_	206	_	°C/W				
Thermal Resistance, 14L-PDIP	θ_{JA}		70		°C/W				
Thermal Resistance, 14L-SOIC	θ_{JA}		120		°C/W				
Thermal Resistance, 14L-TSSOP	θ_{JA}		100	_	°C/W				

Note: The industrial temperature devices operate over this extended temperature range, but with reduced performance. In any case, the internal Junction Temperature (T_J) must not exceed the Absolute Maximum specification of +150°C.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, R_L = 10 k Ω to $V_{DD}/2$, and C_L = 60 pF.




FIGURE 2-1: Input Offset Voltage Histogram.




FIGURE 2-2: PSRR, CMRR vs. Frequency.




FIGURE 2-3: Input Bias Current at +85°C Histogram.




FIGURE 2-4: CMRR, PSRR vs. Ambient Temperature.




FIGURE 2-5: Open-Loop Gain, Phase vs. Frequency.




FIGURE 2-6: Input Bias Current at +125°C Histogram.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, R_L = 10 k Ω to $V_{DD}/2$, and C_L = 60 pF.




FIGURE 2-7: Input Noise Voltage Density vs. Frequency.




FIGURE 2-8: Input Offset Voltage vs. Common Mode Input Voltage at $V_{DD} = 1.8V$.




FIGURE 2-9: Input Offset Voltage vs. Common Mode Input Voltage at $V_{DD} = 5.5V$.




FIGURE 2-10: Input Offset Voltage Drift Histogram.




FIGURE 2-11: Input Offset Voltage vs. Output Voltage.




FIGURE 2-12: Output Short-Circuit Current vs. Ambient Temperature.

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +1.8V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, R_L = 10 k Ω to $V_{DD}/2$, and C_L = 60 pF.




FIGURE 2-13: Slew Rate vs. Ambient Temperature.




FIGURE 2-14: Output Voltage Headroom vs. Output Current Magnitude.




FIGURE 2-15: Output Voltage Swing vs. Frequency.




FIGURE 2-16: Small Signal Non-Inverting Pulse Response.




FIGURE 2-17: Large Signal Non-Inverting Pulse Response.




FIGURE 2-18: Quiescent Current vs. Power Supply Voltage.

3.0 APPLICATION INFORMATION

The MCP6001/2/4 family of op amps is manufactured using Microchip's state-of-the-art CMOS process and is specifically designed for low cost, low power and general-purpose applications. The low supply voltage, low quiescent current and wide bandwidth makes the MCP6001/2/4 ideal for battery-powered applications. This device has high phase margin, which makes it stable for larger capacitive load applications.

3.1 Rail-to-Rail Input

The MCP6001/2/4 op amp is designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 3-1 shows the input voltage exceeding the supply voltage without any phase reversal.




FIGURE 3-1: The MCP6001/2/4 Shows No Phase Reversal.

The input stage of the MCP6001/2/4 op amp uses two differential input stages in parallel; one operates at low common mode input voltage (V_{CM}) and the other at high V_{CM} . With this topology, the device operates with V_{CM} up to 300 mV above V_{DD} and 300 mV below V_{SS} . The Input Offset Voltage is measured at V_{CM} = V_{SS} - 300 mV and V_{DD} + 300 mV to ensure proper operation.

Input voltages that exceed the input voltage range (V $_{SS}$ - 0.3V to V $_{DD}$ + 0.3V at 25°C) can cause excessive current to flow into or out of the input pins. Current beyond ±2 mA can cause reliability problems. Applications that exceed this rating must be externally limited with a resistor, as shown in Figure 3-2.




FIGURE 3-2: Input Current Limiting Resistor (R_{IN}) .

3.2 Rail-to-Rail Output

The output voltage range of the MCP6001/2/4 op amp is V_{DD} - 25 mV (min.) and V_{SS} + 25 mV (max.) when R_L = 10 k Ω is connected to $V_{DD}/2$ and V_{DD} = 5.5V. Refer to Figure 2-14 for more information.

3.3 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases, and the closed loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity gain buffer (G = +1) is the most sensitive to capacitive loads, but all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g., > 100 pF when G = +1), a small series resistor at the output ($R_{\rm ISO}$ in Figure 3-3) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. It does not, however, improve the bandwidth.




FIGURE 3-3: Output resistor, R_{ISO} stabilizes large capacitive loads.

To select $R_{\rm ISO}$, check the frequency response peaking (or step response overshoot) on the bench (or with the MCP6001/2/4 Spice macro model). If the response is reasonable, you do not need $R_{\rm ISO}$. Otherwise, start $R_{\rm ISO}$ at 1 k Ω and modify its value until the response is reasonable.

3.4 Supply Bypass

With this family of operation amplifiers, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 μF to 0.1 μF) within 2 mm for good high frequency performance. It also needs a bulk capacitor (i.e., 1 μF or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other parts.

3.5 PCB Surface Leakage

In applications where low input bias current is critical, PCB (printed circuit board) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA, if current-to-flow; this is greater than the MCP6001/2/4 family's bias current at 25°C (1 pA, typ).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 3-4.




FIGURE 3-4: Example Guard Ring Layout for Inverting Gain.

- 1. Non-inverting Gain and Unity Gain Buffer:
 - Connect the non-inverting pin (V_{IN}+) to the input with a wire that does not touch the pcb surface.
 - b. Connect the guard ring to the inverting input pin (V_{IN}–). This biases the guard ring to the common mode input voltage.
- Inverting and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors):
 - Connect the guard ring to the non-inverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the op amp (e.g., V_{DD}/2 or ground).
 - Connect the inverting pin (V_{IN}-) to the input with a wire that does not touch the PCB surface.

3.6 Application Circuits

3.6.1 UNITY GAIN BUFFER

The rail-to-rail input and output capability of the MCP6001/2/4 op amp is ideal for unity-gain buffer applications. The low quiescent current and wide bandwidth makes the device suitable for a buffer configuration in an instrumentation amplifier circuit, as shown in Figure 3-5.




FIGURE 3-5: Instrumentation Amplifier with Unity Gain Buffer Inputs.

3.6.2 ACTIVE LOW-PASS FILTER

The MCP6001/2/4 op amp's low input bias current makes it possible for the designer to use larger resistors and smaller capacitors for active low-pass filter applications. However, as the resistance increases, the noise generated also increases. Parasitic capacitances and the large value resistors could also modify the frequency response. These trade-offs need to be considered when selecting circuit elements.

It is possible to have a filter cutoff frequency as high as 1/10th of the op amp bandwidth (100 kHz). Figure 3-6 shows a second-order butterworth filter with 100 kHz cutoff frequency and a gain of +1V/V.

The component values were selected using Microchip's FilterLab® software.




FIGURE 3-6: Active Second-Order Low-Pass Filter.

3.6.3 PEAK DETECTOR

The MCP6001/2/4 op amp has a high input impedance, rail-to-rail input and output and low input bias current, which makes this device suitable for a peak detector applications. Figure 3-7 shows a peak detector circuit with clear and sample switches. The peak-detection cycle uses a clock (CLK), as shown in Figure 3-7.

At the rising edge of CLK, Sample Switch closes to begin sampling. The peak voltage stored on C_1 is sampled to C_2 for a sample time defined by $t_{SAMP}.$ At the end of the sample time (falling edge of Sample Signal), Clear Signal goes high and closes the Clear Switch. When the Clear Switch closes, C_1 discharges through R_1 for a time defined by $t_{CLEAR}.$ At the end of the clear time (falling edge of Clear Signal), op amp A begins to store the peak value of V_{IN} on C_1 for a time defined by $t_{DETECT}.$

In order to define the t_{SAMP} and t_{CLEAR} , it is necessary to determine the capacitor charging and discharging period. The capacitor charging time is limited by the amplifier source current, while the discharging time (τ) is defined using R_1 ($\tau = R_1 C_1$). t_{DETECT} is the time that the input signal is sampled on C_1 , and is dependent on the input voltage change frequency.

The op amp output current limit, and the size of the storage capacitors (both C_1 and C_2), could create slewing limitations as the input voltage (V_{IN}) increases. Current through a capacitor is dependent on the size of the capacitor and the rate of voltage change. From this relationship, the rate of voltage change or the slew rate

can be determined. For example, with op amp short-circuit current of I_{SC} = 25 mA and load capacitor of C_1 = 0.1 μ F, then:

EQUATION

$$I_{SC} = C_I \times \frac{dV_{CI}}{dt}$$

$$\frac{dV_{CI}}{dt} = \frac{I_{SC}}{C_I}$$

$$= \frac{25mA}{0.1\mu F}$$

$$\frac{dV_{CI}}{dt} = \frac{250mV}{\mu s}$$

This voltage change rate is less than the MCP6001/2/4 slew rate of 600 mV/ μs . When the input voltage swings below the voltage across $C_1,\ D_1$ becomes reverse-biased, which opens the feedback loop and rails the amplifier. When the input voltage increases, the amplifier recovers at its slew rate. Based on the rate of voltage change shown in the above equation, it takes an extended period of time to charge a 0.1 μF capacitor. The capacitors need to be selected so that the circuit is not limited by the amplifier slew rate. Therefore, the capacitors should be less than 40 μF and a stabilizing resistor (R $_{\rm ISO}$) needs to be properly selected. Refer to Section 3.3, "Capacitive Load and Stability", for op amp stability.




FIGURE 3-7: Peak Detector with Clear and Sample CMOS Analog Switches.

MCP6001/2/4

4.0 DESIGN TOOLS

Microchip provides the basic design tools needed for the MCP6001/2/4 family of op amps.

4.1 SPICE Macro Model

The latest Spice macro model for the MCP6001/2/4 operational amplifiers (op amps) is available on our website at www.microchip.com. This model is intended as an initial design tool that works well in the op amp's linear region of operation at room temperature. See the model file for information on its capabilities.


Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

4.2 FilterLab® Software

FilterLab is an innovative software tool that simplifies analog active filter (using op amps) design. Available at no cost from our website at www.microchip.com, the FilterLab software active filter software design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

5.0 PACKAGING INFORMATION

5.1 Package Marking Information




Standard marking consists of Microchip part number, year code, week code, traceability code (facility code, mask rev#, and assembly code). For marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.


for customer specific information.

Package Marking Information (Continued)


14-Lead PDIP (300 mil) (MCP6004)




14-Lead SOIC (150 mil) (MCP6004)




14-Lead TSSOP (MCP6004)




Example:




Example:



Example:



5-Lead Plastic Package (SC-70)



	Units		INCHES		MILLIMETERS*		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		5			5	
Pitch	р		.026 (BSC)			0.65 (BSC)	
Overall Height	Α	.031		.043	0.80		1.10
Molded Package Thickness	A2	.031		.039	0.80		1.00
Standoff	A1	.000		.004	0.00		0.10
Overall Width	E	.071		.094	1.80		2.40
Molded Package Width	E1	.045		.053	1.15		1.35
Overall Length	D	.071		.087	1.80		2.20
Foot Length	L	.004		.012	0.10		0.30
Top of Molded Pkg to Lead Shoulder	Q1	.004		.016	0.10		0.40
Lead Thickness	С	.004		.007	0.10		0.18
Lead Width	В	.006		.012	0.15		0.30

*Controlling Parameter


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

JEITA (EIAJ) Standard: SC-70

Drawing No. C04-061

5-Lead Plastic Small Outline Transistor (OT) (SOT23)



	Units		INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		5			5		
Pitch	р		.038			0.95		
Outside lead pitch (basic)	p1		.075			1.90		
Overall Height	Α	.035	.046	.057	0.90	1.18	1.45	
Molded Package Thickness	A2	.035	.043	.051	0.90	1.10	1.30	
Standoff §	A1	.000	.003	.006	0.00	0.08	0.15	
Overall Width	E	.102	.110	.118	2.60	2.80	3.00	
Molded Package Width	E1	.059	.064	.069	1.50	1.63	1.75	
Overall Length	D	.110	.116	.122	2.80	2.95	3.10	
Foot Length	L	.014	.018	.022	0.35	0.45	0.55	
Foot Angle	ф	0	5	10	0	5	10	
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.014	.017	.020	0.35	0.43	0.50	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-178

Drawing No. C04-091

^{*} Controlling Parameter § Significant Characteristic

8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



	Units		INCHES*		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-001

Drawing No. C04-018

^{*} Controlling Parameter § Significant Characteristic

8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)




	Units		INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.050			1.27		
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75	
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55	
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25	
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20	
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99	
Overall Length	D	.189	.193	.197	4.80	4.90	5.00	
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51	
Foot Length	L	.019	.025	.030	0.48	0.62	0.76	
Foot Angle	ф	0	4	8	0	4	8	
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25	
Lead Width	В	.013	.017	.020	0.33	0.42	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-057

^{*} Controlling Parameter § Significant Characteristic

8-Lead Plastic Micro Small Outline Package (MS) (MSOP)



	Units	INCHES			М	MILLIMETERS*		
Dimension Lim	its	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.026 BSC			0.65 BSC		
Overall Height	Α	ı	ı	.043	1	-	1.10	
Molded Package Thickness	A2	.030	.033	.037	0.75	0.85	0.95	
Standoff	A1	.000	-	.006	0.00	-	0.15	
Overall Width	E		.193 TYP.		4.90 BSC			
Molded Package Width	E1		.118 BSC		3.00 BSC			
Overall Length	D		.118 BSC		3.00 BSC			
Foot Length	L	.016	.024	.031	0.40	0.60	0.80	
Footprint (Reference)	F		.037 REF			0.95 REF		
Foot Angle	ф	0°	-	8°	0°	-	8°	
Lead Thickness	С	.003	.006	.009	0.08	-	0.23	
Lead Width	В	.009	.012	.016	0.22	-	0.40	
Mold Draft Angle Top	α	5°	-	15°	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	5°	-	15°	

^{*}Controlling Parameter


Notes

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-187

Drawing No. C04-111

14-Lead Plastic Dual In-line (P) – 300 mil (PDIP)




	Units		INCHES*		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.740	.750	.760	18.80	19.05	19.30
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-005

^{*} Controlling Parameter § Significant Characteristic

14-Lead Plastic Small Outline (SL) - Narrow, 150 mil (SOIC)



	Units		INCHES*		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	E	.228	.236	.244	5.79	5.99	6.20
Molded Package Width	E1	.150	.154	.157	3.81	3.90	3.99
Overall Length	D	.337	.342	.347	8.56	8.69	8.81
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-065

^{*} Controlling Parameter § Significant Characteristic

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)



	Units	INCHES			MILLIMETERS*		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.026			0.65	
Overall Height	Α			.043			1.10
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Overall Width	Е	.246	.251	.256	6.25	6.38	6.50
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.193	.197	.201	4.90	5.00	5.10
Foot Length	L	.020	.024	.028	0.50	0.60	0.70
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	B1	.007	.010	.012	0.19	0.25	0.30
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

JEDEC Equivalent: MO-153 Drawing No. C04-087

^{*} Controlling Parameter § Significant Characteristic

MCP6004T-I/ST: Tape and Reel, Industrial Temperature, 14LD TSSOP package.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. X /XX		<u>/XX</u>	Exa	Examples:			
Device	Temperature Range	Package	a) b)	MCP6001T-I/LT: Tape and Reel, Industrial Temperature, 5LD SC-70 package MCP6001T-I/OT: Tape and Reel, Industrial Temperature, 5LD SOT-23 package.			
Device:	MCP6001T: MCP6001RT: MCP6001UT: MCP6002: MCP6002T: MCP6004: MCP6004T:	1 MHz Bandwidth, Low Power Op Amp (Tape and Reel) (SC-70, SOT-23) 1 MHz Bandwidth, Low Power Op Amp (Tape and Reel) (SOT-23) 1 MHz Bandwidth, Low Power Op Amp (Tape and Reel) (SOT-23) 1 MHz Bandwidth, Low Power Op Amp 1 MHz Bandwidth, Low Power Op Amp (Tape and Reel) (SOIC, MSOP) 1 MHz Bandwidth, Low Power Op Amp 1 MHz Bandwidth, Low Power Op Amp 1 MHz Bandwidth Low Power Op Amp 1 MHz ,Bandwidth Low Power Op Amp (Tape and Reel) (SOIC, MSOP)	c) d) e) a) b)	MCP6001RT-I/OT: Tape and Reel, Industrial Temperature, 5LD SOT-23 package. MCP6001UT-E/OT: Tape and Reel, Extended Temperature, 5LD SOT-23 package. MCP6001UT-I/OT: Tape and Reel, Industrial Temperature, 5LD SOT-23 package. MCP6002-I/MS: Industrial Temperature, 8LD MSOP package. MCP6002-I/P: Industrial Temperature, 8LD PDIP package. MCP6002-E/P: Extended Temperature,			
Temperature Range:		to +85°C to +125°C	d)	8LD PDIP package. MCP6002-I/SN: Industrial Temperature, 8LD SOIC package.			
Package:	OT = Plastic (MCP6 MS = Plastic P = Plastic SN = Plastic SL = Plastic	Package (SC-70), 5-lead (MCP6001 only) Small Outline Transistor (SOT-23), 5-lead i001, MCP6001R, MCP6001U) MSOP, 8-lead DIP (300 mil Body), 8-lead, 14-lead SOIC, (150 mil Body), 8-lead SOIC (150 mil Body), 14-lead TSSOP (4.4mm Body), 14-lead	e) f) a) b)	MCP6002T-I/MS: Tape and Reel, Industrial Temperature, 8LD MSOP package. MCP6002T-I/SN: Tape and Reel, Industrial Temperature, 8LD SOIC package. MCP6004-I/P: Industrial Temperature, 14LD PDIP package. MCP6004-I/SL: Industrial Temperature, 14LD SOIC package.			
			c) d) e)	MCP6004-E/SL: Extended Temperature,, 14LD SOIC package. MCP6004-I/ST: Industrial Temperature, 14LD TSSOP package. MCP6004T-I/SL: Tape and Reel, Industrial Temperature, 14LD SOIC package.			

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

N/I	CF	20	101	12	IA
IVI	U Г	UU	JU I		<i>1</i> 4

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Accuron, Application Maestro, dsPIC, dsPICDEM, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886

Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902

Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg.

No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China

Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road

Fuzhou 350001, China

Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701 Bldg B

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-8295-1393

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205

India

Microchip Technology Inc.
India Liaison Office
Marketing Support Division
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882

Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria

Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910

France

Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - ler Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy

Tel: 39-0331-742611 Fax: 39-0331-466781

United Kingdom

Microchip Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/30/03