

SSP7N60B/SSS7N60B

600V N-Channel MOSFET

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supplies.

Features

- 7.0A, 600V, $R_{DS(on)} = 1.2\Omega$ @V_{GS} = 10 V Low gate charge (typical 38 nC)
- Low Crss (typical 23 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- TO-220F package isolation = 4.0kV (Note 6)







Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		SSP7N60B	SSS7N60B	Units
V _{DSS}	Drain-Source Voltage		600		V
I _D	Drain Current - Continuous (T _C = 25°C)		7.0	7.0 *	Α
	- Continuous (T _C = 100°C)		4.4	4.4 *	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	28	28 *	Α
V _{GSS}	Gate-Source Voltage		± 30		V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	420		mJ
I _{AR}	Avalanche Current	(Note 1)	7.0		Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	14.7		mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		5.5		V/ns
P_D	Power Dissipation (T _C = 25°C)		147	48	W
	- Derate above 25°C		1.18	0.38	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150		°C
T _L	Maximum lead temperature for soldering purposes,		300		°C
	1/8" from case for 5 seconds	300		00	

^{*} Drain current limited by maximum junction temperature

Thermal Characteristics

Symbol	Parameter	SSP7N60B	SSS7N60B	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case Max.	0.85	2.6	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink Typ.	0.5		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient Max.	62.5	62.5	°C/W

©2002 Fairchild Semiconductor Corporation Rev. B, June 2002

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units
Off Cha	aracteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		600			V
ΔBV_{DSS}	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, Referenced	to 25°C		0.65		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 600 V, V _{GS} = 0 V				10	μΑ
		V _{DS} = 480 V, T _C = 125°C				100	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V				100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
On Cha	aracteristics			·			
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 3.5 \text{ A}$			1.0	1.2	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 3.5 A	(Note 4)		8.2		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz			1380 115 23	1800 150 30	pF pF pF
	ing Characteristics						F
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 300 \text{ V}, I_{D} = 7.0 \text{ A},$ $R_{G} = 25 \Omega$			30	70	ns
t _r	Turn-On Rise Time				80	170	ns
t _{d(off)}	Turn-Off Delay Time				125	260	ns
t _f	Turn-Off Fall Time	(1	Note 4, 5)		85	180	ns
Q _g	Total Gate Charge	V _{DS} = 480 V, I _D = 7.0 A,			38	50	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 10 V			6.4		nC
Q _{gd}	Gate-Drain Charge	(1	Note 4, 5)		15		nC
l _S	Maximum Pulsed Drain-Source Diode R	ode Forward Current	3			7.0 28	A
I _{SM}		V _{GS} = 0 V, I _S = 7.0 A					V
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V, } I_S = 7.0 \text{ A}$ $V_{GS} = 0 \text{ V, } I_S = 7.0 \text{ A},$			415	1.4	
t _{rr} Q _{rr}	Reverse Recovery Time Reverse Recovery Charge	$V_{GS} = 0 \text{ V, } I_{S} = 7.0 \text{ A,}$ $dI_{F} / dt = 100 \text{ A/}\mu\text{s}$	(Note 4)		415 4.6		ns μC

- Notes:
 1. Repetitive Rating: Pulse width limited by maximum junction temperature
 2. L = 15.7mH, I_{AS} = 7.0A, V_{DD} = 50V, R_{G} = 25 Ω, Starting T_{J} = 25°C
 3. I_{SD} ≤ 7.0A, di/dt ≤ 300A/μs, V_{DD} ≤ BV_{DSS}, Starting T_{J} = 25°C
 4. Pulse Test: Pulse width ≤ 300μs, Duty cycle ≤ 2%
 5. Essentially independent of operating temperature
 6. Only for back side in V_{iso} = 4.0kV and t = 0.3s

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2002 Fairchild Semiconductor Corporation Rev. B, June 2002

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation




Figure 9-1. Maximum Safe Operating Area for SSP7N60B




Figure 9-2. Maximum Safe Operating Area for SSS7N60B




Figure 10. Maximum Drain Current vs Case Temperature

©2002 Fairchild Semiconductor Corporation Rev. B, June 2002

Typical Characteristics (Continued)




Figure 11-1. Transient Thermal Response Curve for SSP7N60B






Figure 11-2. Transient Thermal Response Curve for SSS7N60B

©2002 Fairchild Semiconductor Corporation Rev. B, June 2002


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ FASTr™ OPTOLOGIC® UltraFET® SMART START™ Bottomless™ $\mathsf{FRFET}^\mathsf{TM}$ **OPTOPLANAR™** SPM™ VCX^{TM} CoolFET™ GlobalOptoisolator™ $\mathsf{PACMAN^{\mathsf{TM}}}$ STAR*POWER™ GTO™ $CROSSVOLT^{TM}$ РОРТМ Stealth™ DOME™ HiSeC™ Power247™ SuperSOT™-3 EcoSPARK™ I^2C^{TM} PowerTrench® SuperSOT™-6 E²CMOS™ ISOPLANAR™ QFET™ SuperSOT™-8 EnSigna™ LittleFET™ QSTM SyncFET™ FACT™ MicroFET™ QT Optoelectronics™ TinyLogic™ FACT Quiet series™ MicroPak™ Quiet Series™ TruTranslation™ FAST[®] MICROWIRE™ SLIENT SWITCHER® UHC™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ FASTr™ VCX^{TM} OPTOLOGIC® $\mathsf{FRFET}^\mathsf{TM}$ SPM™ Bottomless™ OPTOPLANAR™ CoolFET™ GlobalOptoisolator™ PACMANTM Stealth™ CROSSVOLT™ GTO™ POP^{TM} SuperSOT™-3 Power247™ DOME™ HiSeC™ SuperSOT™-6 I^2C^{TM} SuperSOT™-8 EcoSPARK™ PowerTrench ® SyncFET™ E²CMOSTM ISOPLANAR™ QFET™ OS^{TM} EnSigna™ LittleFET™ TinyLogic™ FACT™ TruTranslation™ MicroFET™ QT Optoelectronics™ UHC™ FACT Quiet Series™ MicroPak™ Quiet Series™ FAST® MICROWIRE™ SILENT SWITCHER® UltraFET®

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H