

MM54C95/MM74C95 4-Bit Right-Shift Left-Shift Register

General Description

This 4-bit shift register is a monolithic complementary MOS (CMOS) integrated circuit composed of four D flip-flops. This register will perform right-shift or left-shift operations dependent upon the logical input level to the mode control. A number of these registers may be connected in series to form an N-bit right-shift or left-shift register.

When a logical "0" level is applied to the mode control input, the output of each flip-flop is coupled to the D input of the succeeding flip flop. Right-shift operation is performed by clocking at the clock 1 input, and serial data entered at the serial input, clock 2 and parallel inputs A through D are inhibited. With a logical "1" level applied to the mode control, outputs to succeeding stages are decoupled and parallel loading is possible, or with external interconnection, shiftleft operation can be accomplished by connecting the output of each flip-flop to the parallel input of the previous flip-flop and serial data is entered at input D.

Features

- 10 MHz (typ.) ■ Medium speed operation
- $V_{CC} = 10V, C_L = 50 pF$ 0.45 V_{CC} (typ.) ■ High noise immunity
- Low power 100 nW/(typ.) Drive 2 LTTL loads ■ Tenth power TTL compatible ■ Wide supply voltage range 3V to 15V
- Synchronous parallel load
- Parallel inputs and outputs from each flip-flop
- Negative edge triggered clocking
- The MM54C95/MM74C95 follows the MM54L95/ MM74L95 Pinout


Applications

- Data terminals
- Instrumentation
- Automotive
- Medical electronics
- Alarm systems
- Remote metering
- Industrial electronics

TL/F/5890-2

Computers


Block and Connection Diagrams




Dual-In-Line Package

TI /F/5890-4

Order Number MM54C95 or MM74C95





Mode Control = 0 for Right Shift Mode Control = 1 for Left Shift or Parallel Load

© 1995 National Semiconductor Corporation

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at any Pin

 $-0.3 \mbox{V to V}_{\mbox{\footnotesize CC}}\!+\!0.3 \mbox{V}$

Operating Temperature Range (T_A) MM54C95

MM74C95

-55°C to +125°C -40°C to $+85^{\circ}\text{C}$ Storage Temperature (T_S) Maximum V_{CC} Voltage

 -65°C to $+150^{\circ}\text{C}$

Power Dissipation (P_D)

Dual-In-Line Small Outline 700 mW 500 mW

18V

Operating V_{CC} Range Lead Temperature (T_I) +3V to +15V

(Soldering, 10 seconds)

260°C

DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO CM	108					
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$	3.5 8.0			V V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$			1.5 2.0	V V
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$	4.5 9.0			V V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$			0.5 1.0	V V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V			1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	V _{CC} = 15V	-1.0			μΑ
Icc	Supply Current	V _{CC} = 15V		0.050	300	μΑ
LOW POWER	R TTL/CMOS INTERFACE					
V _{IN(1)}	Logical "1" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V	V _{CC} - 1.5 V _{CC} - 1.5			V V
V _{IN(0)}	Logical "0" Input Voltage	54C, V _{CC} = 4.5V 74C, V _{CC} = 4.75V			0.8 0.8	V V
V _{OUT(1)}	Logical "1" Output Voltage	54C, $V_{CC} = 4.5V$, $I_{O} = 360~\mu A$ 74C, $V_{CC} = 4.75V$, $I_{O} = 360~\mu A$	2.4 2.4			V V
V _{OUT(0)}	Logical "0" Output Voltage	$54C$, $V_{CC} = 4.5V$, $I_{O} = 360 \mu A$ $74C$, $V_{CC} = 4.75V$, $I_{O} = 360 \mu A$			0.4 0.4	V V
OUTPUT DRI	VE (See 54C/74C Family Chara	cteristics Data Sheet)			•	•
ISOURCE	Output Source Current	$V_{CC} = 5V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$	-1.75			mA
ISOURCE	Output Source Current	$V_{CC} = 10V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$	-8.0			mA
I _{SINK}	Output Sink Current	$V_{CC} = 5V, V_{IN(1)} = 5V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	1.75			mA
I _{SINK}	Output Sink Current	$V_{CC} = 10V, V_{IN(1)} = 10V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	8.0			mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd}	Propagation Delay Time to a Logical "0" or Logical "1" from Clock to Q or Q	$V_{CC} = 5V$ $V_{CC} = 10V$		200 80	400 160	ns ns
t _{S0} , t _{S1}	Time Prior to Clock Pulse that Data must be Preset	$V_{CC} = 5V$ $V_{CC} = 10V$	60 25	30 10		ns ns
t_{H0}, t_{H1}	Time After Clock Pulse that Data must be Held	$V_{CC} = 5V$ $V_{CC} = 10V$	25 10	10 50		ns ns
t _{PW}	Minimum Clock Pulse Width ($t_{WL} = t_{WH}$)	$V_{CC} = 5V$ $V_{CC} = 10V$		100 50		ns ns
t _{SM}	Time Prior to Clock Pulse that Mode Control must be Preset	$V_{CC} = 5V$ $V_{CC} = 10V$	200 100	100 50		ns ns
f _{MAX}	Maximum Input Clock Frequency	$V_{CC} = 5V$ $V_{CC} = 10V$	3 6.5	5 10		MHz MHz
C _{IN}	Input Capacitance	Any Input (Note 2)		5		pF
C _{PD}	Power Dissipation Capacitance	(Note 3)		100		pF

^{*}AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation, see 54C/74C Family Characteristics, Application Note AN-90.

Function Table

Inputs							Outputs				
Mode Control	Clocks		Serial	Parallel				QA	Q _B	Q _C	Q_D
	2 (L)	1 (R)	ociiai	Α	В	С	D	Q A		αC	αŊ
Н	Н	Χ	Х	Х	Χ	Χ	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	\downarrow	X	Х	а	b	С	С	а	b	С	d
Н	\downarrow	X	Х	Q _B †	Q_C^{\dagger}	Q_D^{\dagger}	d	Q _{Bn}	Q_{Cn}	Q_Dn	d
L	L	Н	Х	Х	X	X	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
L	X	\downarrow	Н	Х	X	X	Χ	Н	Q_{An}	Q_{Bn}	Q_{Cn}
L	X	\downarrow	L	X	X	X	Χ	L	Q_{An}	Q_{Bn}	Q_{Cn}
1	L	L	Х	Х	X	X	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
↓ ↓	L	L	Х	Х	X	X	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
↓ ↓	L	Н	X	X	X	X	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
1	Н	L	Х	Х	X	X	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
1	Н	Н	X	X	X	X	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
↑	L	Н	X	X	X	X	Χ	Undefined			
\downarrow	Н	L	Х	Х	Χ	Χ	Χ	Operating Conditions			

 $[\]dagger$ Shifting left requires external connection of Q_B to A, Q_C to B, and Q_D to C. Serial data is entered at input D.

H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)


 $[\]downarrow$ = transition from high to low level, \uparrow = transition from low to high level.


a, b, c, d = the level of steady-state input at inputs A, B, C or D, respectively.

 Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = the level of Q_{A} , Q_{B} , Q_{C} or Q_{D} respectively, before the indicated steady-state input conditions were established.


 $Q_{An},\,Q_{Bn},\,Q_{Cn},\,Q_{Dn}\,=\,\,\text{the level of }Q_{A},\,Q_{B},\,Q_{C}\,\,\text{or}\,\,Q_{D}\,\,\text{respectively, before the most recent transition of the clock}.$

Physical Dimensions inches (millimeters)





Ceramic Dual-In-Line Package (J) Order Number MM54C95J or MM74C95J NS Package Number J14A



Molded Dual-In-Line Package (N) Order Number MM54C95N or MM74C95N NS Package Number N14A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications