

REGULATING PULSE WIDTH MODULATOR

DESCRIPTION


The SG1526B is a high-performance pulse width modulator for switching power supplies which offers improved functional and electrical characteristics over the industry-standard SG1526. A direct pin-for-pin replacement for the earlier device with all its features, it incorporates the following enhancements: a bandgap reference circuit for improved regulation and drift characteristics, improved undervoltage lockout, lower temperature coefficients on oscillator frequency and current-sense threshold, tighter tolerance on softstart time, much faster SHUTDOWN response, improved double-pulse supperession logic for higher speed operation, and an improved output driver design with low shoot-through current, and faster rise and fall times. This versatile device can be used to implement single-ended or push-pull switching regulators of either polarity, both transformer-less and transformer-coupled. The SG1526B is specified for operation over the full military ambient temperature range of -55°C to 150°C. The SG2526B is characterized for the industrial range of -25°C to 150°C, and the SG3526B is designed for the commercial range of 0°C to 125°C.

FEATURES

- 8 to 35 volt operation
- 5V low drift 1% bandgap reference
- 1Hz to 500KHz oscillator range
- Dual 100mA source/sink
- Digital current limiting
- Double pulse suppression
- Programmable deadtime
- Improved undervoltage lockout
- · Single pulse metering
- Programmable soft-start
- Wide current limit common mode range
- TTL/CMOS compatible logic ports
- Symmetry correction capability
- Guaranteed 6 unit synchronization
- Shoot thru currents less than 100mA
- Improved shutdown delay
- · Improved rise and fall time

HIGH RELIABILITY FEATURES - SG1526B

- ♦ Available to MIL-STD-883
- ♦ MIL-M38510/12603BVA JAN1526BJ
- ♦ Radiation data available
- ♦ LMI level "S" processing available



ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Voltage (V _{IN})	40V
Collector Supply Voltage (V _c)	40V
Logic Inputs0.3	V to 5.5V
Analog Inputs	0.3V to V _{IN}
Source/Sink Load Current (each output)	
Reference Load Current	50mA

Note 1. Exceeding these ratings could cause damage to the device.

Logic Sink Current	15mA
Operating Junction Temperature	
Hermetic (J, L Packages)	150°C
Plastic (N, DW Packages)	150°C
Storage Temperature Range65°C	to 150°C
Lead Temperature (Soldering, 10 Seconds)	300°C
RoHS Peak Package Solder Reflow Temp. (40 sec. max. exp.) 20	30°C (+0, -5)

THERMAL DATA

J Package:

Note A. Junction Temperature Calculation: $T_J = T_A + (P_D \times \theta_{JA})$.

Note B. The above numbers for θ_{JC} are maximums for the limiting thermal resistance of the package in a standard mounting configuration. The θ_{JA} numbers are meant to be guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

RECOMMENDED OPERATING CONDITIONS (Note 2)

Input Voltage	
Collector Supply Voltage	4.5V to 35V
Sink/Source Load Current (each output) .	0 to 100mA
Reference Load Current	0 to 20mA
Oscillator Frequency Range	1Hz to 500KHz
Oscillator Timing Resistor	2K Ω to 150K Ω

Note 2. Range over which the device is functional.

Oscillator Timing Capacitor	. 470pF to 20μF
Available Deadtime Range at 40KHz	5% to 50%
Operating Junction Temperature Range:	
SG1526B	-55°C to 125°C
SG2526B	25°C to 85°C
SG3526B	0°C to 70°C

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for SG1526B with -55°C \leq T_A \leq 125°C, SG2526B with -25°C \leq T_A \leq 85°C, SG3526B with 0°C \leq T_A \leq 70°C, and V_{IN} = 15V. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

Parameter	Test Conditions	SG1526B/2526B			SG3526B			Units
Faranteter	rest Conditions		Тур.	Max.	Min.	Тур.	Max.	Ullits
Reference Section (Note 3)								
Output Voltage	T ₁ = 25°C	4.95	5.00	5.05	4.90	5.00	5.10	V
Line Regulation	$V_{IN} = 8 \text{ to } 35V$		7	10		10	20	mV
Load Regulation	I ₁ = 0 to 20mA		10	20		10	25	mV
Temperature Stability (Note 9)	Över Operating T		15	50		15	50	mV
Total Output Voltage Range (Note 9)	-	4.90	5.00	5.10	4.85	5.00	5.15	V
Short Circuit Current	$V_{REF} = 0V$	25	50	125	25	50	125	mA
Undervoltage Lockout Section								
RESET Output Voltage	$V_{REF} = 3.8V$		0.2	0.4		0.2	0.4	V
RESET Output Voltage	$V_{REF} = 4.8V$	2.4	4.8		2.4	4.8		V


ELECTRICAL CHARACTERISTICS (continued)

Oscillator Section (Note 4) Initial Accuracy $T_{\gamma} = 25^{\circ}C$ Voltage Stability $V_{N} = 8$ to 35V Temperature Stability (Note 9) $R_{\tau} = 150 K\Omega$, $C_{\tau} = 20 \mu F$ Maximum Frequency $R_{\tau} = 150 K\Omega$, $C_{\tau} = 470 pF$ Sawtooth Peak Voltage $V_{N} = 35V$ Sawtooth Valley Voltage $V_{N} = 8V$ SYNC Pulse Width $R_{L} = 2.0 K\Omega$ to V_{REF} Error Amplifier Section (Note 5) Input Offset Voltage Input Bias Current Input Bias Current Input Offset Current $R_{L} = 10 M\Omega$ DC Open Loop Gain $R_{L} = 10 M\Omega$ High Output Voltage $V_{PINL} - V_{PINL} \ge 150 mV$, $I_{SOURCE} = 100 \mu A$ Low Output Voltage $V_{PINL} - V_{PINL} \ge 150 mV$, $I_{SINK} = 100 \mu A$ Common Mode Rejection $R_{R} \le 2 K\Omega$ Supply Voltage Rejection $V_{PINL} - V_{PINL} \ge 150 mV$, $I_{SINK} = 100 \mu A$ Winimum Duty Cycle $V_{PINL} - V_{PINL} \ge 150 mV$, $I_{SINK} = 100 \mu A$ Minimum Duty Cycle $V_{PINL} - V_{PINL} \ge 150 mV$, $I_{SINK} = 100 \mu A$ Minimum Duty Cycle $V_{COMPENBATION} = 0.4 V$ Maximum Duty Cycle $V_{COMPENBATION} = 0.4 V$ <	±3 0.5 7 3.0 1.0	±8 1.0 10 1.0	Min.		Max.	Units				
$ \begin{array}{ c c c c } \hline \text{Initial Accuracy} & T_{_J} = 25^{\circ}\text{C} \\ \hline \hline \text{Voltage Stability} & V_{_N} = 8 \text{ to } 35\text{V} \\ \hline \text{Temperature Stability (Note 9)} & Over Operating T_{_J} \\ \hline \hline \text{Minimum Frequency} & R_{_T} = 150\text{K}\Omega, C_{_T} = 20\mu\text{F} \\ \hline \text{Maximum Frequency} & R_{_T} = 28\Omega, C_{_T} = 470\text{pF} \\ \hline \text{Sawtooth Peak Voltage} & V_{_N} = 35\text{V} \\ \hline \text{Sawtooth Valley Voltage} & V_{_N} = 35\text{V} \\ \hline \text{Sawtooth Valley Voltage} & V_{_N} = 35\text{V} \\ \hline \text{SYNC Pulse Width} & R_{_L} = 2.0\text{K}\Omega \text{ to V}_{_{REF}} \\ \hline \hline \textbf{Error Amplifier Section (Note 5)} \\ \hline \text{Input Offset Voltage} & R_{_S} \leq 2\text{K}\Omega \\ \hline \text{Input Offset Voltage} & R_{_S} \leq 2\text{K}\Omega \\ \hline \text{Input Offset Current} & DC \text{ Open Loop Gain} & R_{_L} \geq 10\text{M}\Omega \\ \hline \text{Low Output Voltage} & V_{_{PINT}} & V_{_{PINZ}} \geq 15\text{omV}, I_{_{SOURCE}} = 100\mu\text{A} \\ \hline \text{A.6} \\ \hline \text{Low Output Voltage} & V_{_{PINZ}} & V_{_{PINY}} \geq 15\text{omV}, I_{_{SINK}} = 100\mu\text{A} \\ \hline \text{A.6} \\ \hline \text{Common Mode Rejection} & R_{_S} \leq 2\text{K}\Omega \\ \hline \hline \text{Common Mode Rejection} & V_{_{PINZ}} & V_{_{PINY}} \geq 15\text{omV}, I_{_{SINK}} = 100\mu\text{A} \\ \hline \text{As inimum Duty Cycle} & V_{_{DINY}} = 100\mu\text{A} \\ \hline \text{Maximum Duty Cycle} & V_{_{COMPENSATION}} = 0.4\text{V} \\ \hline \hline \text{Maximum Duty Cycle} & V_{_{COMPENSATION}} = 3.6\text{V} \\ \hline \hline \textbf{As SURCS} & Shuttown & Amales & Amale$	0.5 7 3.0 1.0	1.0		10						
Voltage Stability	0.5 7 3.0 1.0	1.0		10						
Temperature Stability (Note 9)	3.0 1.0	10		±3	±8	%				
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	3.0	_		0.5	1.0	%				
$\begin{array}{llllllllllllllllllllllllllllllllllll$	3.0 1.0	1.0		3	5	%				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	3.0 1.0				1.0	Hz				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1.0		500			KHz				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		3.5	2.5	3.0	3.5	V				
$ \begin{array}{ c c c c }\hline \text{SYNC Pulse Width} & R_L = 2.0 \text{K}\Omega \text{ to V}_{\text{REF}} \\ \hline \textbf{Error Amplifier Section} \text{ (Note 5)} \\ \hline \textbf{Input Offset Voltage} & R_S \leq 2 \text{K}\Omega \\ \hline \textbf{Input Dias Current} \\ \hline \textbf{Input Offset Current} \\ \hline \textbf{DC Open Loop Gain} & R_L \geq 10 \text{M}\Omega \\ \hline \textbf{High Output Voltage} & V_{\text{PIN1}} \cdot V_{\text{PIN2}} \geq 150 \text{mV}, I_{\text{SOURCE}} = 100 \text{\muA} \\ \hline \textbf{A. S.} \\ \hline \textbf{Common Mode Rejection} & R_S \leq 2 \text{K}\Omega \\ \hline \textbf{Voltage Rejection} & V_{\text{PIN2}} \cdot V_{\text{PIN1}} \geq 150 \text{mV}, I_{\text{SINK}} = 100 \text{\muA} \\ \hline \textbf{A. S.} \\ \hline \textbf{Common Mode Rejection} & V_{\text{N1}} = 8 \text{V to 35V} \\ \hline \textbf{A. S.} \\ \hline A.$	1.0	1.1	0.5	1.0	1.1	V				
$ \begin{array}{ c c c c } \hline \text{Input Offset Voltage} & R_s \leq 2 \text{K}\Omega \\ \hline \text{Input Bias Current} \\ \hline \text{Input Offset Current} \\ \hline \text{DC Open Loop Gain} & R_L \geq 10 \text{M}\Omega \\ \hline \text{Low Output Voltage} & V_{\text{PIN1}} \cdot V_{\text{PIN2}} \geq 150 \text{mV}, \ I_{\text{SOURCE}} = 100 \mu \text{A} \\ \hline \text{Low Output Voltage} & V_{\text{PIN1}} \cdot V_{\text{PIN2}} \geq 150 \text{mV}, \ I_{\text{SINK}} = 100 \mu \text{A} \\ \hline \text{Common Mode Rejection} & R_s \leq 2 \text{K}\Omega \\ \hline \text{Common Mode Rejection} & R_s \leq 2 \text{K}\Omega \\ \hline \text{Supply Voltage Rejection} & V_{\text{N}} = 8 \text{V to } 35 \text{V} \\ \hline \text{Minimum Duty Cycle} & V_{\text{COMPENSATION}} = 0.4 \text{V} \\ \hline \text{Maximum Duty Cycle} & V_{\text{COMPENSATION}} = 3.6 \text{V} \\ \hline \text{Maximum Duty Cycle} & V_{\text{COMPENSATION}} = 3.6 \text{V} \\ \hline \text{Digital Ports (SYNC, SHUTDOWN, and RESET)} \\ \hline \text{HIGH Output Voltage} & I_{\text{SOURCE}} = 40 \mu \text{A} \\ \hline \text{LOW Output Voltage} & I_{\text{SOURCE}} = 3.6 \text{mA} \\ \hline \text{UV}_{\text{IL}} = 2.4 \text{V} \\ \hline \text{LOW Input Current} & V_{\text{IL}} = 0.4 \text{V} \\ \hline \text{SHUTDOWN Delay to Output} & (\text{Note } 9) \\ \hline \textbf{Current Limit Comparator Section} & (\text{Note } 6) \\ \hline \textbf{Sense Voltage} & R_s \leq 50 \Omega & 90 \\ \hline \text{Input Bias Current} & Delay to Output (Note 9) \\ \hline \textbf{Soft-Start Section} & \hline \\ \hline \text{Error Clamp Voltage} & RESET = 0.4 \text{V} \\ \hline \text{C}_s \text{ Charging Current} & RESET = 2.4 \text{V} & 50 \\ \hline \textbf{Output Drivers (each output)} & (\text{Note } 7) \\ \hline \textbf{HIGH Output Voltage} & I_{\text{SOURCE}} = 20 \text{mA} \\ \hline \textbf{I}_{\text{SOURCE}} = 100 \text{mA} & 12.5 \\ \hline \textbf{I}_{\text{SOURCE}} = 20 \text{mA} \\ \hline \textbf{I}_{\text{SOURCE}} = 20$	10	2		1.0	2	μs				
Input Bias Current Input Offset Current 64 DC Open Loop Gain R _L ≥ 10MΩ 64 High Output Voltage V _{PIN1} - V _{PIN2} ≥ 150mV, I _{SOURCE} = 100μA 3.6 Low Output Voltage V _{PIN2} - V _{PIN1} ≥ 150mV, I _{SINK} = 100μA 70 Common Mode Rejection R _S ≤ 2KΩ 70 Supply Voltage Rejection V _N = 8V to 35V 66 PWM Comparator Section (Note 4) Minimum Duty Cycle V _{COMPENSATION} = 0.4V 45 Maximum Duty Cycle V _{COMPENSATION} = 3.6V 45 Digital Ports (SYNC, SHUTDOWN, and RESET) HIGH Output Voltage I _{SOURCE} = 40μA 2.4 LOW Output Voltage I _{SOURCE} = 40μA 2.4 LOW Input Current V _{IH} = 2.4V 2.4 LOW Input Current V _{IH} = 0.4V 2.4 SHUTDOWN Delay to Output (Note9) 2.2 Current Limit Comparator Section (Note 6) Sense Voltage R _S ≤ 50Ω 90 Input Bias Current RESET = 0.4V 50 Delay to Output (Note 9) RESET = 2.4V 50 Output Divivers (each out			•	.1						
Input Bias Current Input Offset Current DC Open Loop Gain R _L ≥ 10MΩ R _L ≥ 150mV, I _{SOURCE} = 100μA 3.6 High Output Voltage V _{PIN1} · V _{PIN2} ≥ 150mV, I _{SOURCE} = 100μA Common Mode Rejection R _S ≥ 2KΩ TO Supply Voltage Rejection V _{IN} = 8V to 35V FEMALE RESET = 2.4V Compensation = 0.4V V _{COMPENSATION} = 3.6V At Sink = 3.6mA V _{IH} = 3.6mA V _{IH} = 2.4V V _{COMPENSATION} = 0.4V V _{IL} = 0.4V V _{IL} = 0.4V V _{IL} = 0.4V Shutton Delay to Output V _{IL} = 0.4V Shutton Section R _S ≤ 50Ω Sense Voltage R _S ≤ 50Ω RESET = 2.4V C _{SOURCE} = 20mA I _{SOURCE} = 100mA I _{SOURCE} = 20mA	2	5		2	10	mV				
DC Open Loop Gain $R_L \ge 10M\Omega$ 64High Output Voltage $V_{PIN1} - V_{PIN2} \ge 150$ mV, $I_{SOURCE} = 100$ μA3.6Low Output Voltage $V_{PIN1} - V_{PIN2} \ge 150$ mV, $I_{SINK} = 100$ μA70Common Mode Rejection $R_S \le 2K\Omega$ 70Supply Voltage Rejection $V_{IN} = 8V$ to 35V66PWM Comparator Section (Note 4) $V_{COMPENSATION} = 0.4V$ 45Minimum Duty Cycle $V_{COMPENSATION} = 3.6V$ 45Maximum Duty Cycle $V_{COMPENSATION} = 3.6V$ 45Digital Ports (SYNC, SHUTDOWN, and RESET) $I_{SOURCE} = 40$ μA2.4HIGH Output Voltage $I_{SOURCE} = 40$ μA2.4LOW Output Voltage $I_{SINK} = 3.6$ mA4HIGH Input Current $V_{IL} = 0.4V$ 4LOW Input Current $V_{IL} = 0.4V$ 4SHUTDOWN Delay to Output(Note 9)90Input Bias Current $I_{SOURCE} = 20$ μα90Delay to Output (Note 9) $I_{SOURCE} = 20$ μA50Output Drivers (each output) (Note 7) $I_{SOURCE} = 20$ μA12.5HIGH Output Voltage $I_{SOURCE} = 20$ μA12.5	-350	-1000		-350	-2000	nA				
High Output Voltage $V_{\text{PIN1}} - V_{\text{PIN2}} \ge 150 \text{mV}$, $I_{\text{SOURCE}} = 100 \mu \text{A}$ 3.6Low Output Voltage $V_{\text{PIN2}} - V_{\text{PIN1}} \ge 150 \text{mV}$, $I_{\text{SINK}} = 100 \mu \text{A}$ 70Common Mode Rejection $R_S \le 2 \text{K}\Omega$ 70Supply Voltage Rejection $V_{\text{IN}} = 8 \text{V to } 35 \text{V}$ 66PWM Comparator Section (Note 4)Minimum Duty Cycle $V_{\text{COMPENSATION}} = 0.4 \text{V}$ Maximum Duty Cycle $V_{\text{COMPENSATION}} = 3.6 \text{V}$ 45Digital Ports (SYNC, SHUTDOWN, and RESET)HIGH Output Voltage $I_{\text{SOURCE}} = 40 \mu \text{A}$ 2.4LOW Output Voltage $I_{\text{SINK}} = 3.6 \text{mA}$ 4HIGH Input Current $V_{\text{IL}} = 0.4 \text{V}$ 2.4LOW Input Current $V_{\text{IL}} = 0.4 \text{V}$ 5SHUTDOWN Delay to Output(Note 9)Current Limit Comparator SectionDelay to Output (Note 9)90Input Bias CurrentDelay to Output (Note 9)Soft-Start SectionError Clamp VoltageRESET = 0.4 V C_S Charging CurrentRESET = 0.4 V C_S Charging CurrentRESET = 2.4 V50Output Drivers (each output) (Note 7)12.5HIGH Output Voltage $I_{\text{SOURCE}} = 20 \text{mA}$ 12.5	35	100		35	200	nA				
Low Output Voltage $V_{PIN2} - V_{PIN1} \ge 150$ mV, $I_{SINK} = 100$ μA Common Mode Rejection $R_S \le 2$ KΩ 70 Supply Voltage Rejection $V_{IN} = 8$ V to 35V 66 PWM Comparator Section (Note 4) Minimum Duty Cycle $V_{COMPENSATION} = 0.4$ V $V_{COMPENSATION} = 3.6$ V 45 Digital Ports (SYNC, SHUTDOWN, and RESET) HIGH Output Voltage $I_{SOURCE} = 40$ μA 2.4 LOW Output Voltage $I_{SINK} = 3.6$ mA HIGH Input Current $I_{SOURCE} = 40$ μA 2.4 LOW Input Current $I_{SOURC} = 40$ μA 3.4 LOW Input Current $I_{SOURC} = 40$ μA 4.5 Sense Voltage $I_{SOURC} = 40$ μA 4.7 Sense Voltage $I_{SOURC} = 40$ μA 5.7 Sense Voltage	72		60	72		dB				
Low Output Voltage $V_{PIN2} - V_{PIN1} \ge 150$ mV, $I_{SINK} = 100$ μA Common Mode Rejection $R_S \le 2$ KΩ 70 Supply Voltage Rejection $V_{IN} = 8$ V to 35V 66 PWM Comparator Section (Note 4) Minimum Duty Cycle $V_{COMPENSATION} = 0.4$ V $V_{COMPENSATION} = 3.6$ V 45 Digital Ports (SYNC, SHUTDOWN, and RESET) HIGH Output Voltage $I_{SOURCE} = 40$ μA 2.4 LOW Output Voltage $I_{SINK} = 3.6$ mA HIGH Input Current $I_{SOURCE} = 40$ μA 2.4 LOW Input Current $I_{SOURC} = 40$ μA 3.4 LOW Input Current $I_{SOURC} = 40$ μA 4.5 Sense Voltage $I_{SOURC} = 40$ μA 4.7 Sense Voltage $I_{SOURC} = 40$ μA 5.7 Sense Voltage	4.2		3.6	4.2		V				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.2	0.4		0.2	0.4	V				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	94		70	94		dB				
PWM Comparator Section (Note 4)Minimum Duty Cycle $V_{COMPENSATION} = 0.4V$ Maximum Duty Cycle $V_{COMPENSATION} = 3.6V$ Digital Ports (SYNC, SHUTDOWN, and RESET)HIGH Output Voltage $I_{SOURCE} = 40 \mu A$ LOW Output Voltage $I_{SNIK} = 3.6 mA$ HIGH Input Current $V_{IH} = 2.4V$ LOW Input Current $V_{IL} = 0.4V$ SHUTDOWN Delay to Output(Note9)Current Limit Comparator Section (Note 6)Sense Voltage $R_S \le 50\Omega$ 90Input Bias CurrentPolay to Output (Note 9)Soft-Start SectionError Clamp Voltage $RESET = 0.4V$ C_S Charging Current $RESET = 0.4V$ $DELAY OUTPUT Drivers (each output) (Note 7)$ HIGH Output Voltage $I_{SOURCE} = 20mA$ 12.5 $I_{SOURCE} = 100mA$ 12.5 $I_{SOURCE} = 100mA$ 12.5 $I_{SOURCE} = 20mA$ 12.5 $I_{SOURCE} = 20mA$ 12.5 $I_{SOURCE} = 20mA$ 12.5	80		66	80		dB				
Maximum Duty Cycle $V_{COMPENSATION} = 3.6V$ 45Digital Ports (SYNC, SHUTDOWN, and RESET)1HIGH Output Voltage $I_{SOURCE} = 40 \mu A$ 2.4LOW Output Voltage $I_{SINK} = 3.6 m A$ 2.4HIGH Input Current $V_{IH} = 2.4V$ 4.5LOW Input Current $V_{IL} = 0.4V$ 4.6SHUTDOWN Delay to Output $V_{INCE} = 0.4V$ 4.6Current Limit Comparator Section $V_{INCE} = 0.4V$ 4.5Sense Voltage $V_{INCE} = 0.4V$ $V_{INCE} = 0.4V$ Delay to Output (Note 9) $V_{INCE} = 0.4V$ $V_{INCE} = 0.4V$ Soft-Start Section $V_{INCE} = 0.4V$ $V_{INCE} = 0.4V$ Cycharging Current $V_{INCE} = 0.4V$ $V_{INCE} = 0.4V$ Output Drivers (each output) (Note 7) $V_{INCE} = 0.4V$ $V_{INCE} = 0.4V$ HIGH Output Voltage $V_{INCE} = 0.4V$										
Maximum Duty Cycle $V_{COMPENSATION} = 3.6V$ 45 Digital Ports (SYNC, SHUTDOWN, and RESET) 2.4 HIGH Output Voltage $I_{SOURCE} = 40 \mu A$ 2.4 LOW Output Voltage $I_{SOURCE} = 3.6 m A$ 40 μA HIGH Input Current $V_{IH} = 2.4 V$ 40 μA LOW Input Current $V_{IH} = 2.4 V$ 40 μA SHUTDOWN Delay to Output (Note9) Current Limit Comparator Section (Note 6) Sense Voltage $R_S \le 50 Ω$ 90 Input Bias Current Polay to Output (Note 9) 90 Soft-Start Section RESET = 0.4 V 50 C _S Charging Current RESET = 2.4 V 50 Output Drivers (each output) (Note 7) 12.5 HIGH Output Voltage $I_{SOURCE} = 20 mA$ 12.5 $I_{SOURCE} = 100 mA$ 12.5 $I_{SOURCE} = 20 mA$ </td <td></td> <td>0</td> <td></td> <td></td> <td>0</td> <td>%</td>		0			0	%				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	49		45	49		%				
HIGH Output Voltage $I_{SOURCE} = 40 \mu A$ 2.4LOW Output Voltage $I_{SINK} = 3.6 mA$ HIGH Input Current $V_{IH} = 2.4 V$ LOW Input Current $V_{IL} = 0.4 V$ SHUTDOWN Delay to Output(Note9)Current Limit Comparator Section (Note 6)Sense Voltage $R_S \le 50 \Omega$ Input Bias Current90Delay to Output (Note 9)90Soft-Start SectionRESET = 0.4VError Clamp VoltageRESET = 0.4V C_S Charging CurrentRESET = 2.4VOutput Drivers (each output) (Note 7)HIGH Output Voltage $I_{SOURCE} = 20 mA$ $I_{SOURCE} = 100 mA$ 12.5LOW Output Voltage $I_{SOURCE} = 20 mA$ LOW Output Voltage $I_{SOURCE} = 20 mA$										
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	4		2.4	4		V				
HIGH Input Current $V_{IH} = 2.4V$ LOW Input Current $V_{IL} = 0.4V$ SHUTDOWN Delay to Output (Note9) Current Limit Comparator Section (Note 6) Sense Voltage $R_S \le 50\Omega$ Input Bias Current 90 Delay to Output (Note 9) 90 Soft-Start Section Error Clamp Voltage RESET = 0.4V C_S Charging Current RESET = 2.4V 50 Output Drivers (each output) (Note 7) HIGH Output Voltage $I_{SOURCE} = 20mA$ 12.5 $I_{SOURCE} = 100mA$ 12 $I_{SOURCE} = 20mA$ 12 $I_{SOURCE} = 20mA$ 12	0.2	0.4		0.2	0.4	V				
LOW Input Current $V_{IL}^{IL} = 0.4V$ SHUTDOWN Delay to Output (Note9) Current Limit Comparator Section (Note 6) Sense Voltage $R_s \le 50\Omega$ Input Bias Current 90 Delay to Output (Note 9) Soft-Start Section Error Clamp Voltage RESET = 0.4V C_s Charging Current RESET = 2.4V 50 Output Drivers (each output) (Note 7) HIGH Output Voltage $I_{SOURCE} = 20mA$ 12.5 $I_{SOURCE} = 100mA$ 12 $I_{SOURCE} = 20mA$ 12 $I_{SOURCE} = 20mA$ 12	-125	1		-125		μΑ				
	-225			-225		μΑ				
		200			200	ns				
Sense Voltage $R_S \le 50\Omega$ 90 Input Bias Current Delay to Output (Note 9) 90 Soft-Start Section Error Clamp Voltage RESET = 0.4V 50 C _S Charging Current RESET = 2.4V 50 Output Drivers (each output) (Note 7) HIGH Output Voltage $I_{SOURCE} = 20mA$ 12.5 $I_{SOURCE} = 100mA$ 12 LOW Output Voltage $I_{SOURCE} = 20mA$ 12										
Input Bias Current	100	110	80	100	120	mV				
Delay to Output (Note 9) Soft-Start Section	-3	-10		-3	-10	μΑ				
		400			400	ns				
Error Clamp Voltage RESET = 0.4V C_s Charging Current RESET = 2.4V 50 Output Drivers (each output) (Note 7) HIGH Output Voltage $I_{SOURCE} = 20mA$ 12.5 $I_{SOURCE} = 100mA$ 12 LOW Output Voltage $I_{SOURCE} = 20mA$ 12										
C_s Charging Current \overline{RESET} = 2.4V 50 Output Drivers (each output) (Note 7) Isource = 20mA 12.5 HIGH Output Voltage I_{SOURCE} = 100mA 12 LOW Output Voltage I_{SOURCE} = 20mA 12	0.1	0.4.		0.1	0.4.	V				
Output Drivers (each output) (Note 7) HIGH Output Voltage I _{SOURCE} = 20mA 12.5 I _{SOURCE} = 100mA 12 LOW Output Voltage I _{SOURCE} = 20mA 12	100	150	50	100	150	μA				
HIGH Output Voltage $I_{SOURCE} = 20 \text{mA}$ 12.5 $I_{SOURCE} = 100 \text{mA}$ 12 LOW Output Voltage $I_{SDINC} = 20 \text{mA}$										
LOW Output Voltage I SOURCE = 100mA	13.5		12.5	13.5		V				
LOW Output Voltage I _{SINIC} = 20mA	13		12	13		V				
SINK	0.2	0.3		0.2	0.3	V				
$I_{SINK} = 100 \text{mA}$	1.2	2		1.2	2	V				
Collector Leakage $V_c = 40V$	50	150		50	150	μΑ				
Rise Time $C_1 = 1000pF$	0.3	0.4		0.3	0.4	μs				
Fall Time $C_1 = 1000pF$		0.15		0.1	0.15	μs				
Power Consumption Section (Note 8)										
Standby Current SHUTDOWN = 0.4V	0.1	• ' '								
Note 3. $L = 0$ mA Note 7. $V_0 = 15$ V		30		,						

Note 3. I_L = 0mA Note 4. F_{OSC} = 40KHz (R_{_T}=4.12K\Omega\pm1\%, C_{_T}=.01\mu\text{F}\pm1\%, R_{_D}=0\Omega) Note 5. V_{CM}=0 to 5.2V Note 6. V_{CM}=0 to 12V

Note 7. $V_{\rm C}=15{\rm V}$ Note 8. $V_{\rm IN}=35{\rm V}$ Note 9. These parameters, although guaranteed over the recommended operating conditions, are not tested in production.

CHARACTERISTIC CURVES



REFERENCE VOLTAGE VS. SUPPLY VOLTAGE




FIGURE 2. REFERENCE TEMPERATURE STABILITY





FIGURE 3. REFERENCE SHORT CIRCUIT



REFERENCE RIPPLE REJECTION

FIGURE 1.




FIGURE 5. UNDER VOLTAGE LOCKOUT







FIGURE 6. ERROR AMPLIFIER OPEN LOOP GAIN VS. FREQUENCY



SOFTSTART TIME CONSTANT VS. C_S



CURRENT LIMIT TRANSFER FUNCTION



COMPARATOR INPUT TO DRIVER OUTPUT DELAY

CHARACTERISTIC CURVES (continued)




FIGURE 10. STANDBY CURRENT VS. SUPPLY VOLTAGE




FIGURE 11.
OUTPUT DRIVER DEADTIME VS. C_T VALUE




FIGURE 12.
OUTPUT DRIVER DEADTIME VS. R_n VALUE





FIGURE 13. SUPPLY CURRENT VS. OUTPUT FREQUENCY



SUPPLY CURRENT VS. OUTPUT FREQUENCY





FIGURE 15. SUPPLY CURRENT VS. OUTPUT FREQUENCY



OSCILLATOR FREQUENCY TEMPERATURE STABILITY




FIGURE 17.
OUTPUT DRIVER SATURATION VOLTAGE





FIGURE 18. SHUTDOWN INPUT TO DRIVER OUTPUT DELAY

CHARACTERISTIC CURVES (continued)



APPLICATION INFORMATION

VOLTAGE REFERENCE

The reference regulator of the SG1526B is a "band-gap" type; that is, the precision +5 volt output is derived from the very predictable base-emitter voltage of an NPN transistor. Since this is a sub-surface phenomenon, the resulting output exhibits excellent stability compared to earlier surface-breakdown zener designs.

The reference output is stabilized at input voltages as low as +8 volts, and can provide up to 20mA of load current to external circuitry. An external PNP transistor can be used to boost the available current to many hundreds of mA. A rugged low-frequency audiotype transistor should be used, and lead lengths between the PWM and transistor should be as short as possible to minimize the risk of oscillation.




FIGURE 20.
EXTENDING REFERENCE OUTPUT CURRENT

UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit protects the SG1526B and the power devices it controls from inadequate supply voltage. If $+V_{IN}$ is too low, the circuit disables the output drivers and holds the RESET pin LOW. This prevents spurious output pulses while the control circuitry is stabilizing, and holds the soft-start timing capacitor in a discharged state.

The circuit consists of a merged bandgap reference and comparator circuit which is active when the reference voltage has risen to $2V_{\rm BE}$ or 1.2 volts at 25°C. When the reference voltage rises to approximately +4.4 volts, the circuit enables the output drivers and releases the RESET pin, allowing a normal softstart. The comparator has 200mV of hysteresis to minimize oscillation at the trip point. When +V $_{\rm IN}$ to the PWM is removed and the reference drops to +4.2 volts, the undervoltage circuit pulls RESET LOW again. The soft-start capacitor is immediately discharged, and the PWM is ready for another soft-start cycle

The SG1526B can operate from a +5 volt supply regulated to within $\pm 4\%$ by connecting the V_{REF} pin to the $+V_{IN}$ pin.




FIGURE 21. SIMPLIFIED UNDERVOLTAGE LOCKOUT

SOFT-START CIRCUIT

The soft-start circuit protects the power transistors and rectifier diodes from high current surges during power supply turn-on. When supply voltage is first applied to the SG1526B, the undervoltage lockout circuit holds $\overline{\text{RESET}}$ LOW with Q3. Q1 is turned on, which holds the soft-start capacitor voltage at zero. The second collector of Q1 clamps the output of the error amplifier to ground, guaranteeing zero duty cycle at the driver outputs. When the supply voltage reaches normal operating range, $\overline{\text{RESET}}$ will go HIGH. Q1 turns off, allowing the internal $100\mu\text{A}$ current source to charge C_{S} . Q2 clamps the error amplifier output to 1.0 V_{BE} above the voltage on C_{S} . As the soft-start voltage ramps up to +5 volts, the duty cycle of the PWM linearly increases to whatever value the voltage regulation loop requires for an error null. Figure 7 gives the timing relationship between C_{s} ramp time to 100% duty cycle.




FIGURE 22. SOFT-START CIRCUIT SCHEMATIC

APPLICATION INFORMATION (continued)

DIGITAL CONTROL PORTS

The three digital control ports of the SG1526B are bidirectional. Each pin can drive TTL and 5 volt CMOS logic directly, up to a fan-out of 10 low-power Schottky gates. Each pin can also be directly driven by open-collector TTL, open-drain CMOS, and open-collector voltage comparators, fan-in is equivalent to 1 low-power Schottky gate. Each port is normally HIGH; the pin is pulled LOW to activate the particular function. Driving SYNC LOW initiates a discharge cycle in the oscillator. Pulling SHUTDOWN LOW immediately inhibits all PWM output pulses. Holding RESET LOW discharges the soft-start capacitor. The logic threshold is +1.1 volts at +25°C. Noise immunity can be gained at the expense of fan-out with an external 2K pull-up resistor to +5 volts.




FIGURE 23 DIGITAL CONTROL PORT SCHEMATIC

OSCILLATOR

The oscillator is programmed for frequency and dead time with three components: $R_{\scriptscriptstyle T}$ $C_{\scriptscriptstyle T}$, and $R_{\scriptscriptstyle D}$. Two waveforms are generated: a sawtooth waveform at pin 10 for pulse width modulation, and a logic clock at pin 12. The following procedure is recommended for choosing timing values:

- 1. With $R_D = 0\Omega$ (pin 11 shorted to ground) select values for R_T and C_T from Figure 19 to give the desired oscillator period. Remember that the frequency at each driver output is half the oscillator frequency, and the frequency at the +V_C terminal is the same as the oscillator frequency.
- 2. If more dead time is required, select a larger value of $R_{\rm D}$ using Figure 14 as a guide. At 40 KHz dead time increases by 300 ns/ Ω .
- 3. Increasing the dead time will cause the oscillator frequency to decrease slightly. Go back and decrease the value of $R_{\scriptscriptstyle T}$ slightly to bring the frequency back to the nominal design value.

The SG1526B can be synchronized to an external logic clock by programming the oscillator to free-run at a frequency 10% slower than the sync frequency. A periodic LOW logic pulse approximately 0.5 μ Sec wide at the $\overline{\text{SYNC}}$ pin will then lock the oscillator to the external frequency.

Multiple devices can be synchronized together by programming one master unit for the desired frequency, and then sharing its sawtooth and clock waveforms with the slave units. All $C_{\scriptscriptstyle T}$ terminals are connected to the $C_{\scriptscriptstyle T}$ pin of the master, and all $\overline{\text{SYNC}}$ terminals are likewise connected to the $\overline{\text{SYNC}}$ pin of the master. Slave $R_{\scriptscriptstyle T}$ terminals should not be left open; at least 50K should be connected from each pin to ground. Slave $R_{\scriptscriptstyle D}$ terminals may be either left open or grounded.




FIGURE 24. OSCILLATOR CONNECTIONS ANDD WAVEFORMS

ERROR AMPLIFIER

The error amplifier is a transconductance design, with an output impedance of 2 megohms. Since all voltage gain takes place at the output pin, the open-loop gain/frequency characteristics can be controlled with shunt reactance to ground. When compensated for unity-gain stability with 100 pF, the amplifier has an open-loop pole at 400 Hz.

The input connections to the error amplifier and determined by the polarity of the switching supply output voltage. For positive supplies, the common-mode voltage is +5.0 volts and the feedback connections in Figure 25A are used. With negative supplies, the common-mode voltage is ground and the feedback divider is connected between the negative output and the +5.0 volt reference voltage, as shown in Figure 25B.





FIGURE 25. ERROR AMPLIFIER CONNECTIONS


APPLICATION INFORMATION (continued)

OUTPUT DRIVERS

The totem-pole output drivers of the SG1526B are designed to source and sink 100mA continuously and 200mA peak. Loads can be driven either from the output pins 13 and 16,

or from the $+\rm V_{\rm C}$ pin, as required. Curves for the saturation voltage at these outputs as a function of load current are found in Figure 17.









FIGURE 26. PUSH-PULL CONFIGURATION

FIGURE 27. SINGLE-ENDED CONFIGURATION

FIGURE 28.
DRIVING N-CHANNEL POWER MOSFETS

SG1526B LAB TEST FIXTURE



CONNECTION DIAGRAMS & ORDERING INFORMATION (See Notes Below)

Package	Part No.	Ambient Femperature Range	Connection Diagram
18-PIN CERAMIC DIP J - PACKAGE	SG1526BJ/883B JAN1526BJ SG1526BJ/DESC SG1526BJ SG2526BJ SG3526BJ	-55°C to 125°C -55°C to 125°C -55°C to 125°C -55°C to 125°C -55°C to 125°C 0°C to 70°C	+ ERROR
18-PIN PLASTIC DIP N - PACKAGE	SG2526BN SG3526BN	-25°C to 85°C 0°C to 70°C	R _T Q 9 10 C _T N Package: RoHS Compliant / Pb-free Transition DC: 0503 N Package: RoHS / Pb-free 100% Matte Tin Lead Finish
18-PIN WIDE BODY PLASTIC S.O.I.C. DW - PACKAGE	SG2526BDW SG3526BDW	-25°C to 85°C 0°C to 70°C	+ERROR
20-PIN CERAMIC LEADLESS CHIP CARRIER L- PACKAGE	SG1526BL/883B SG1526BL	-55°C to 125°C -55°C to 125°C	1. N.C. 2. +ERROR 3ERROR 4. COMP 5. C_SOFTSTART 6. RESET 7C.S. 8. + C.S. 9. SHUTDOWN 10. R _T 3 2 1 20 19 11. C _T 12. R_DEADTIME 13. SYNC 17 14. OUTPUT A 16. N.C. 15. +V_COLLECTOR 16. N.C. 15 17. GROUND 14 18. OUTPUT B 19. +V _N 20. V _{REF}

Note 1. Contact factory for JAN and DESC product availability.

2. All parts are viewed from the top.