National Semiconductor

LM194/LM394 Supermatch Pair

General Description

The LM194 and LM394 are junction isolated ultra wellmatched monolithic NPN transistor pairs with an order of magnitude improvement in matching over conventional transistor pairs. This was accomplished by advanced linear processing and a unique new device structure.

Electrical characteristics of these devices such as drift versus initial offset voltage, noise, and the exponential relationship of base-emitter voltage to collector current closely approach those of a theoretical transistor. Extrinsic emitter and base resistances are much lower than presently available pairs, either monolithic or discrete, giving extremely low noise and theoretical operation over a wide current range. Most parameters are guaranteed over a current range of 1 μ A to 1 mA and 0V up to 40V collector-base voltage, ensuring superior performance in nearly all applications.

To guarantee long term stability of matching parameters, internal clamp diodes have been added across the emitterbase junction of each transistor. These prevent degradation due to reverse biased emitter current—the most common cause of field failures in matched devices. The parasitic isolation junction formed by the diodes also clamps the substrate region to the most negative emitter to ensure complete isolation between devices.

The LM194 and LM394 will provide a considerable improvement in performance in most applications requiring a closely



The LM194 and LM394/LM394B/LM394C are available in an isolated header 6-lead TO-5 metal can package. The LM394/LM394B/LM394C are available in an 8-pin plastic dual-in-line package. The LM194 is identical to the LM394 except for tighter electrical specifications and wider temperature range.

Features

- Emitter-base voltage matched to 50 µV
- Offset voltage drift less than 0.1 µV/°C
- Current gain (h_{FE}) matched to 2%
- Common-mode rejection ratio greater than 120 dB
- Parameters guaranteed over 1 μA to 1 mA collector current
- Extremely low noise
- Superior logging characteristics compared to
- conventional pairs
- Plug-in replacement for presently available devices



© 1995 National Semiconductor Corporation TL/H/9241

RRD-B30M115/Printed in U. S. A.

.M194/LM394 Supermatch Pair

December 1994

Absolute Maximum Ratings					
If Military/Aerospace specified devices ar	e required,	Base-Emitter Current	\pm 10 mA		
please contact the National Semicondu	ctor Sales	Power Dissipation	500 mW		
Office/Distributors for availability and specifications. (Note 4)		Junction Temperature	-55° C to $+125^{\circ}$ C		
Collector Current	20 mA	LM394/LM394B/LM394C	-25° C to $+85^{\circ}$ C		
Collector-Emitter Voltage	V _{MAX}	Storage Temperature Range	-65°C to +150°C		
Collector-Emitter Voltage LM394C	35V 20V	Soldering Information Metal Can Package (10 sec.)	260°C		
Collector-Base Voltage LM394C	35V 20V	Dual-In-Line Package (10 sec.) Small Outline Package	260°C		
Collector-Substrate Voltage LM394C	35V 20V	Vapor Phase (60 sec.) Infrared (15 sec.)	215°C 220°C		
Collector-Collector Voltage LM394C	35V 20V	See AN-450 "Surface Mounting and uct Reliability" for other methods mount devices.	their Effects on Prod- of soldering surface		

Electrical Characteristics (T_J = 25°C)

Parameter	Conditions	LM194			LM394		LM394B/394C		Unite		
		Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	Units
Current Gain (h _{FE})	$\begin{split} V_{CB} &= 0V \text{ to } V_{MAX} \text{ (Note 1)} \\ I_{C} &= 1 \text{ mA} \\ I_{C} &= 100 \ \mu\text{A} \\ I_{C} &= 10 \ \mu\text{A} \\ I_{C} &= 1 \ \mu\text{A} \end{split}$	350 350 300 200	700 550 450 300		300 250 200 150	700 550 450 300		225 200 150 100	500 400 300 200		
$\begin{aligned} & \text{Current Gain Match,} \\ & (h_{\text{FE}} \text{ Match}) \\ & = \frac{100 \ [\Delta I_{\text{B}}] \ [h_{\text{FE}(\text{MIN})}]}{I_{\text{C}}} \end{aligned}$			0.5 1.0	2		0.5 1.0	4		1.0 2.0	5	% %
Emitter-Base Offset Voltage	$V_{CB} = 0$ $I_{C} = 1 \ \mu A \text{ to } 1 \text{ mA}$		25	100		25	150		50	200	μV
Change in Emitter-Base Offset Voltage vs Collector-Base Voltage (CMRR)	(Note 1) $I_{C} = 1 \ \mu A$ to 1 mA, $V_{CB} = 0V$ to V_{MAX}		10	25		10	50		10	100	μV
Change in Emitter-Base Offset Voltage vs Collector Current	$V_{CB} = 0V,$ $I_{C} = 1 \ \mu A \text{ to } 0.3 \text{ mA}$		5	25		5	50		5	50	μV
Emitter-Base Offset Voltage Temperature Drift	$I_{C} = 10 \ \mu A \text{ to 1 mA (Note 2)}$ $I_{C1} = I_{C2}$ $V_{OS} \text{ Trimmed to 0 at 25°C}$		0.08 0.03	0.3 0.1		0.08 0.03	1.0 0.3		0.2 0.03	1.5 0.5	μV/°C μV/°C
Logging Conformity	$I_{C} = 3 \text{ nA to } 300 \ \mu\text{A},$ $V_{CB} = 0$, (Note 3)		150			150			150		μV
Collector-Base Leakage	$V_{CB} = V_{MAX}$		0.05	0.25		0.05	0.5		0.05	0.5	nA
Collector-Collector Leakage	$V_{CC} = V_{MAX}$		0.1	2.0		0.1	5.0		0.1	5.0	nA
Input Voltage Noise	$I_{C} = 100 \ \mu A, V_{CB} = 0V,$ f = 100 Hz to 100 kHz		1.8			1.8			1.8		nV/√Hz
Collector to Emitter Saturation Voltage	$I_{C} = 1 \text{ mA}, I_{B} = 10 \ \mu \text{A}$ $I_{C} = 1 \text{ mA}, I_{B} = 100 \ \mu \text{A}$		0.2 0.1			0.2 0.1			0.2 0.1		V V

Note 1: Collector-base voltage is swept from 0 to V_{MAX} at a collector current of 1 μ A, 10 μ A, 100 μ A, and 1 mA.

Note 2: Offset voltage drift with $V_{OS} = 0$ at $T_A = 25^{\circ}$ C is valid only when the ratio of I_{C1} to I_{C2} is adjusted to give the initial zero offset. This ratio must be held to within 0.003% over the entire temperature range. Measurements taken at $+25^{\circ}$ C and temperature extremes.

Note 3: Logging conformity is measured by computing the best fit to a true exponential and expressing the error as a base-emitter voltage deviation. Note 4: Refer to RETS194X drawing of military LM194H version for specifications.









6











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.