

## **General Description**

The AAT2505 is a member of AnalogicTech's Total Power Management IC™ (TPMIC™) product family. It is a low dropout (LDO) linear regulator and a step-down converter with an input voltage range of 2.7V to 5.5V, making it ideal for applications with single cell lithium-ion / polymer batteries.

The LDO has an independent input pin and is capable of delivering up to 300mA of current. The linear regulator has been designed for high-speed turn-on and turn-off performance, fast transient response, and good power supply rejection ratio (PSRR). Other features include low quiescent current, low dropout voltage, and a Power-OK (POK) open drain output signaling when  $V_{\text{OUT}}$  is in regulation.

The 600mA step-down converter is designed to operate with 1.4MHz of switching frequency, minimizing external component size and cost while maintaining a low 27µA no load quiescent current.

Peak current mode control with internal compensation provides a stable converter with a low equivalent series resistance (ESR) ceramic output capacitor for extremely low output ripple.

For maximum battery life with high voltage outputs, the step-down converter duty cycle increases to 100%. The output voltage is either fixed or adjustable with an integrated P- and N-channel MOSFET power stage and 1.4MHz switching frequency.

The AAT2505 is available in a Pb-free, 12-pin TDFN33 package and is rated over a temperature range of -40°C to +85°C.

## **Features**

## **SystemPower™**

- $V_{IN}$  Range: 2.7V to 5.5V
- 300mA LDO
	- 400mV Dropout Voltage at 300mA
	- High Accuracy: ±1.5%
	- Fast Line / Load Transient Response — Power OK Output
	- 600mA Step-Down Converter
	- Up To 98% Efficiency
		- 27µA No Load Quiescent Current
		- Shutdown Current <1µA
		- $-$  Low R<sub>DS(ON)</sub> Integrated Power Switches
	- Fast Turn-On Time (150µs Typical)
	- Low Dropout 100% Duty Cycle
	- 1.4MHz Switching Frequency
	- Internal Soft Start
- Over-Temperature and Current Limit **Protection**
- TDFN33-12 Package
- -40°C to +85°C Temperature Range

## **Applications**

- Cellular Phones
- Digital Cameras
- Handheld Instruments
- Microprocessor/DSP Core/IO Power
- PDAs and Handheld Computers
- Portable Media Players





# **Pin Descriptions**



# **Pin Configuration**

**TDFN33-12 (Top View)**





## **Absolute Maximum Ratings1**



## **Thermal Information**



1. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time. 2. Mounted on an FR4 board with exposed paddle connected to ground plane.



## **Electrical Characteristics<sup>1</sup>**

 $V_{IN}$  =  $V_{LDO}$  =  $V_{OUT(NOM)}$  + 1V for  $V_{OUT}$  options greater than 1.5V.  $V_{IN}$  =  $V_{LDO}$  = 2.5V for  $V_{OUT}$  ≤ 1.5V.  $I_{OUT}$  = 1mA,  $C_{\text{OUT}}$  = 2.2µF,  $C_{\text{IN}}$  = 1µF, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are T<sub>A</sub> = 25°C.



<sup>1.</sup> The AAT2505 is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range and is assured by design, characterization, and correlation with statistical process controls.

<sup>2.</sup> To calculate the minimum LDO input voltage, use the following equation:  $V_{IN(MIN)} = V_{OUT(MAX)} + V_{DO(MAX)}$ , as long as  $V_{IN} \ge 2.5V$ .

<sup>3.</sup> For  $V_{\text{OUT}}$  < 2.1V,  $V_{\text{DO}}$  = 2.5 -  $V_{\text{OUT}}$ .

<sup>4.</sup>  $V_{DO}$  is defined as  $V_{IN}$  -  $V_{OUT}$  when  $V_{OUT}$  is 98% of nominal.



## **Electrical Characteristics1**

 $I_{\text{OUT}} = 600 \text{mA}$ ; typical values are T<sub>A</sub> = 25°C, V<sub>IN</sub> = V<sub>CC</sub> = V<sub>P</sub> = 3.6V.



1. The AAT2505 is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range and is assured by design, characterization, and correlation with statistical process controls.



Unless otherwise noted,  $V_{IN}$  = 5V,  $T_A$  = 25°C.



**LDO Dropout Voltage vs. Output Current**  $(EN = GND; ENLDO = V<sub>IN</sub>)$ 



**LDO Dropout Characteristics**  $(EN = GND; ENLDO = V<sub>IN</sub>)$ 



**LDO Ground Current vs. Input Voltage**  $(EN = GND; ENLDO = V<sub>IN</sub>)$ 





**LDO Initial Power-Up Response Time**  $(EN = GND; ENLDO = V<sub>IN</sub>)$ 





Unless otherwise noted,  $V_{IN} = 5V$ ,  $T_A = 25^{\circ}$ C.

#### **LDO Turn-Off Response Time**  $(EN = GND; ENLDO = V<sub>IN</sub>)$



**Time (50µs/div)**

#### LDO Turn-On Time From Enable (V<sub>IN</sub> present)  $(EN = GND; ENLDO = V<sub>IN</sub>)$



**Time (5µs/div)**







*2505.2006.06.1.1* 7

**LDO Load Transient Response**  $(EN = GND; ENLDO = V<sub>IN</sub>)$ 





Unless otherwise noted,  $V_{IN} = 5V$ ,  $T_A = 25^{\circ}$ C.



**Step-Down Converter Efficiency vs. Load**  $(V_{OUT} = 3.3V; L = 10\mu H; ENLDO = GND)$ 



**Step-Down Converter Efficiency vs. Load (VOUT = 2.5V; L = 10**μ**H; ENLDO = GND)**



**LDO ENLDO vs. V<sub>IN</sub>** 



**Step-Down Converter DC Regulation**  $(V_{OUT} = 3.3V; L = 6.8\mu H; ENLDO = GND)$ 





**Step-Down Converter DC Regulation**  $(V_{OUT} = 2.5V; L = 6.8\mu H; ENLDO = GND)$ 



 $V_{IN}$  = 3.

 $V_{IN}$  = 2.7V

 $V_{IN} = 4.2V$ 

## **Typical Characteristics**

Unless otherwise noted,  $V_{IN}$  = 5V,  $T_A$  = 25°C.



**Step-Down Converter Frequency vs. Input Voltage**  $(V_{OUT} = 1.8V; EN = V_{IN}; ENLDO = GND)$ 



**Step-Down Converter Output Voltage Error vs. Temperature**  $(V_{IN} = 3.6V; V_{O} = 1.5V; EN = V_{IN}; ENLDO = GND)$ 







*2505.2006.06.1.1* 9

**Step-Down Converter Input Current vs. Input Voltage**  $(V_0 = 1.8V; EN = V_{IN}; ENLDO = GND)$ 





## **AAT2505 Dual Channel, Step-Down Converter/Linear Regulator**

## **Typical Characteristics**

Unless otherwise noted,  $V_{IN}$  = 5V, T<sub>A</sub> = 25°C.



**Step-Down Converter N-Channel R**<sub>DS(ON)</sub> vs. Input Voltage **(EN = V<sub>IN</sub>; ENLDO = GND)** 



**Step-Down Converter Load Transient Response**  $(1 \text{mA to } 300 \text{mA}; V_{IN} = 3.6 V; V_{OUT} = 1.8 V;$ 



**Step-Down Converter Load Transient Response**







**Step-Down Converter Line Regulation**  $(V_{OUT} = 1.8V)$ 





Unless otherwise noted,  $V_{IN} = 5V$ ,  $T_A = 25^{\circ}$ C.





## **Functional Block Diagram**



Note: Internal resistor divider included for ≥ 1.2V versions. For low voltage versions, the feedback pin is tied directly to the error amplifier input.

## **Functional Description**

The AAT2505 is a high performance power management IC comprised of a buck converter and a linear regulator. The high efficiency buck converter is capable of delivering up to 600mA. Designed to operate at 1.4MHz, the converter requires only three external components  $(C_{IN}, C_{OUT}, and L_X)$  and is stable with a ceramic output capacitor. The linear regulator delivers 300mA and also is stable with a ceramic output capacitor.

### **Linear Regulator**

The advanced circuit design of the linear regulator has been specifically optimized for very fast start-up and shutdown timing. This proprietary CMOS LDO has also been tailored for superior transient response characteristics. These traits are particularly important for applications that require fast power supply timing.

The high-speed turn-on capability is enabled through implementation of a fast-start control cir-

cuit which accelerates the power-up behavior of fundamental control and feedback circuits within the LDO regulator. Fast turn-off time response is achieved by an active output pull-down circuit, which is enabled when the LDO regulator is placed in shutdown mode. This active fast shutdown circuit has no adverse effect on normal device operation. The LDO regulator output has been specifically optimized to function with low-cost, low-ESR ceramic capacitors; however, the design will allow for operation over a wide range of capacitor types.

Other features include an integrated Power-OK comparator which indicates when the output is out of regulation. The POK open-drain output is low when OUT is 6% below its nominal regulation voltage. The open-drain signal is held low when the linear regulator is in shutdown mode. The regulator comes with complete short-circuit and thermal protection. The combination of these two internal protection circuits gives a comprehensive safety system to guard against extreme adverse operating conditions.



The regulator features an enable/disable function. This pin (ENLDO) is active high and is compatible with CMOS logic. To assure the LDO regulator will switch on, the ENLDO turn-on control level must be greater than 1.5V. The LDO regulator will go into the disable shutdown mode when the voltage on the EN pin falls below 0.6V. If the enable function is not needed in a specific application, it may be tied to  $V_{\text{IN}}$ to keep the LDO regulator in a continuously on state.

When the regulator is in shutdown mode, an internal 20kΩ resistor is connected between OUT and GND. This is intended to discharge  $C_{\text{OUT}}$  when the LDO regulator is disabled. The internal 20kΩ resistor has no adverse impact on device turn-on time.

### **Step-Down Converter**

The AAT2505 buck is a constant frequency peak current mode PWM converter with internal compensation. It is designed to operate with an input voltage range of 2.7V to 5.5V. The output voltage ranges from 0.6V to the input voltage for the internally fixed version (see Figure 1) , and up to 3.3V for the externally adjustable version (see Figure 2). The 0.6V fixed model is also the adjustable version and is externally programmable with a resistive divider. The converter MOSFET power stage is sized for 600mA load capability with up to 96% efficiency. Light load efficiency exceeds 80% at a 500µA load.

### **Soft Start**

The AAT2505 soft-start control prevents output voltage overshoot and limits inrush current when



*2505.2006.06.1.1* 13

either the input power or the enable input is applied. When pulled low, the enable input forces the converter into a low-power, non-switching state with a bias current of less than 1µA. A startup time of 150µs is achieved across the operating range.

### **Low Dropout Operation**

For conditions where the input voltage drops to the output voltage level, the converter duty cycle increases to 100%. As 100% duty cycle is approached, the minimum off-time initially forces the high side on-time to exceed the 1.4MHz clock cycle and reduce the effective switching frequency. Once the input drops below the level where the output can be regulated, the high side P-channel MOSFET is turned on continuously for 100% duty cycle. At 100% duty cycle, the output voltage tracks the input voltage minus the IR drop of the high side P-channel MOSFET  $R_{DS(ON)}$ .

#### **Low Supply**

The under-voltage lockout (UVLO) guarantees sufficient  $V_{\text{IN}}$  bias and proper operation of all internal circuitry prior to activation.

#### **Fault Protection**

For overload conditions, the peak inductor current is limited. Thermal protection disables switching when the internal dissipation or ambient temperature becomes excessive. The junction over-temperature threshold is 140°C with 15°C of hysteresis.



**Figure 1: AAT2505 Fixed Output. Figure 2: AAT2505 with Adjustable Step-Down Output and Enhanced Transient Response.**



## **Applications Information**

#### **Linear Regulator**

**Input and Output Capacitors:** An input capacitor is not required for basic operation of the linear regulator. However, if the AAT2505 is physically located more than three centimeters from an input power source, a  $C_{\text{IN}}$  capacitor will be needed for stable operation. Typically, a 1µF or larger capacitor is recommended for  $C_{\text{IN}}$  in most applications.  $C_{1N}$  should be located as closely to the device  $V_{1N}$ pin as practically possible.

An input capacitor greater than 1µF will offer superior input line transient response and maximize power supply ripple rejection. Ceramic, tantalum, or aluminum electrolytic capacitors may be selected for  $C_{\text{IN}}$ . There is no specific capacitor ESR requirement for  $C_{\text{IN}}$ . However, for 300mA LDO regulator output operation, ceramic capacitors are recommended for  $C_{\text{IN}}$  due to their inherent capability over tantalum capacitors to withstand input current surges from low impedance sources such as batteries in portable devices.

For proper load voltage regulation and operational stability, a capacitor is required between OUT and GND. The  $C_{\text{OUT}}$  capacitor connection to the LDO regulator ground pin should be made as directly as practically possible for maximum device performance. Since the regulator has been designed to function with very low ESR capacitors, ceramic capacitors in the 1.0µF to 10µF range are recommended for best performance. Applications utilizing the exceptionally low output noise and optimum power supply ripple rejection should use 2.2µF or greater for  $C_{\text{OUT}}$ . In low output current applications, where output load is less than 10mA, the minimum value for  $C_{\text{OUT}}$  can be as low as 0.47 $\mu$ F.

**Equivalent Series Resistance:** ESR is a very important characteristic to consider when selecting a capacitor. ESR is the internal series resistance associated with a capacitor that includes lead resistance, internal connections, size and area, material composition, and ambient temperature. Typically, capacitor ESR is measured in milliohms for ceramic capacitors and can range to more than several ohms for tantalum or aluminum electrolytic capacitors.

**Ceramic Capacitor Materials:** Ceramic capacitors less than 0.1µF are typically made from NPO or C0G materials. NPO and C0G materials generally have tight tolerance and are very stable over temperature. Larger capacitor values are usually composed of X7R, X5R, Z5U, or Y5V dielectric materials. Large ceramic capacitors (i.e., greater than 2.2µF) are often available in low-cost Y5V and Z5U dielectrics. These two material types are not recommended for use with the regulator, since the capacitor tolerance can vary more than ±50% over the operating temperature range of the device. A 2.2µF Y5V capacitor could be reduced to 1µF over temperature; this could cause problems for circuit operation. X7R and X5R dielectrics are much more desirable. The temperature tolerance of X7R dielectric is better than ±15%.

Capacitor area is another contributor to ESR. Capacitors that are physically large in size will have a lower ESR when compared to a smaller sized capacitor of an equivalent material and capacitance value. These larger devices can improve circuit transient response when compared to an equal value capacitor in a smaller package size. Consult capacitor vendor datasheets carefully when selecting capacitors for LDO regulators.

### **Step-Down Converter**

**Inductor Selection:** The step-down converter uses peak current mode control with slope compensation to maintain stability for duty cycles greater than 50%. The output inductor value must be selected so the inductor current down slope meets the internal slope compensation requirements. The internal slope compensation for the adjustable and low-voltage fixed versions of the AAT2505 is 0.24A/µsec. This equates to a slope compensation that is 75% of the inductor current down slope for a 1.5V output and 4.7µH inductor.

$$
m = \frac{0.75 \cdot V_{\text{o}}}{L} = \frac{0.75 \cdot 1.5V}{4.7 \mu H} = 0.24 \frac{A}{\mu \text{sec}}
$$



This is the internal slope compensation for the adjustable (0.6V) version or low-voltage fixed versions. When externally programming the 0.6V version to 2.5V, the calculated inductance is 7.5µH.

$$
L = \frac{0.75 \cdot V_{\odot}}{m} = \frac{0.75 \cdot V_{\odot}}{0.24A \frac{A}{\mu \text{sec}}} \approx 3 \frac{\mu \text{sec}}{A} \cdot V_{\odot}
$$

$$
= 3 \frac{\mu \text{sec}}{A} \cdot 2.5V = 7.5 \mu H
$$

In this case, a standard 6.8µH value is selected.

For high-voltage fixed versions (2.5V and above), m = 0.48A/µsec. Table 1 displays inductor values for the AAT2505 fixed and adjustable options.

Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.

The 4.7µH CDRH3D16 series inductor selected from Sumida has a 105mΩ DCR and a 900mA DC current rating. At full load, the inductor DC loss is 17mW which gives a 2.8% loss in efficiency for a 400mA, 1.5V output.

#### **Input Capacitor**

Select a 4.7µF to 10µF X7R or X5R ceramic capacitor for the input. To estimate the required input capacitor size, determine the acceptable input ripple level  $(V_{\text{PP}})$  and solve for C. The calculated value varies with input voltage and is a maximum when  $V_{IN}$  is double the output voltage. The X7R or X5<br>
Destimate the acc<br>
solve for C<br>
solve for C<br>
bott voltage are<br>
the output volt<br>  $\therefore$   $\left(1 - \frac{V_{\text{OBUCK}}}{V_{\text{IN}}}\right)$ <br>  $\frac{1}{K}$  - ESR $\left(1 - \frac{V_{\text{OBUCK}}}{V_{\text{IN}}}\right)$ 

EXECUTE: The 
$$
10^{\circ}
$$
 to the input. To estimate the required in a  
\nbacitor size, determine the acceptable input level  $(V_{PP})$  and solve for C. The calculation, we varies with input voltage and is a maximum, e.g., the output voltage.

\n
$$
C_{IN} = \frac{V_{OBUCK}}{V_{IN}} \cdot \left(1 - \frac{V_{OBUCK}}{V_{IN}}\right)
$$

\n
$$
C_{IN} = \frac{V_{OBUCK}}{\left(\frac{V_{PP}}{V_{IN}} - ESR\right) \cdot F_S}
$$

\n
$$
\frac{V_{OBUCK}}{V_{IN}} \cdot \left(1 - \frac{V_{OBUCK}}{V_{IN}}\right) = \frac{1}{4}
$$
 for  $V_{IN} = 2 \times V_{OBUCK}$ 

\n
$$
C_{IN(MIN)} = \frac{1}{\left(\frac{V_{PP}}{V_{OSUCK}} - ESR\right) \cdot 4 \cdot F_S}
$$

\nways examine the ceramic capacitor DC voltafficient characteristics when selecting the per

Always examine the ceramic capacitor DC voltage coefficient characteristics when selecting the proper value. For example, the capacitance of a 10µF, 6.3V, X5R ceramic capacitor with 5.0V DC applied is actually about 6µF.  $C_{IN(MIN)} = \frac{V_{PP}}{\sqrt{\frac{V_{PP}}{I_{OBUCK}}} - ESR \cdot 4 \cdot F_s}$ <br>  $\vdots$  examine the ceramic capacitor D(<br>
e. For example, the capacitance of<br>  $5R$  ceramic capacitor with 5.0V D(<br>
saximum input capacitor RMS currer<br>
examing a same of the same

The maximum input capacitor RMS current is:

$$
I_{RMS} = I_{OBUCK} \cdot \sqrt{\frac{V_{OBUCK}}{V_{IN}} \cdot \left(1 - \frac{V_{OBUCK}}{V_{IN}}\right)}
$$



**Table 1: Inductor Values.**

*<sup>2505.2006.06.1.1</sup>* 15



The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current.

$$
\sqrt{\frac{V_{\text{OBUCH}}}{V_{\text{IN}}}\cdot\left(1-\frac{V_{\text{OBUCH}}}{V_{\text{IN}}}\right)} = \sqrt{D\cdot(1-D)} = \sqrt{0.5^2} = \frac{1}{2}
$$

for  $V_{IN}$  = 2 x  $V_{OBUCK}$ 

$$
I_{\text{RMS(MAX)}} = \frac{I_{\text{OBUCK}}}{2}
$$

The term  $\frac{10000k}{V_{\text{IN}}}$   $\left(1-\frac{10000k}{V_{\text{IN}}}\right)$  appears in both the input voltage ripple and input capacitor RMS current equations and is a maximum when  $V_{\text{OBUCH}}$  is twice  $V_{IN}$ . This is why the input voltage ripple and the input capacitor RMS current ripple are a maximum at 50% duty cycle.  $I_{RMS(MAX)} =$ <br>  $I_{N_N} = \frac{V_{\text{obuck}}}{V_{\text{IN}}}$ <br>
ripple and in V<sub>OBUCK</sub>  $\overline{\mathsf{V}_{\mathsf{IN}}}$ V<sub>OBUCK</sub>  $\overline{\mathsf{V}_{\mathsf{IN}}}$ 

The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the AAT2505. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple.

The proper placement of the input capacitor (C2) can be seen in the evaluation board layout in Figure 3.



**Figure 3: AAT2505 Evaluation Board Top Side. Figure 4: AAT2505 Evaluation Board** 

A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result.

Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem.

In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR, ESL bypass ceramic. This dampens the high Q network and stabilizes the system.

#### **Output Capacitor**

The output capacitor limits the output ripple and provides holdup during large load transitions. A 4.7µF to 10µF X5R or X7R ceramic capacitor provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple.



**Bottom Side.**



The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within two or three switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output voltage droop during the three switching cycles to the output capacitance can be estimated by:

$$
C_{\text{OUT}} = \frac{3 \cdot \Delta I_{\text{LOAD}}}{V_{\text{DROOP}} \cdot F_{\text{s}}}
$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients.

The internal voltage loop compensation limits the minimum output capacitor value to 4.7µF. This is due to its effect on the loop crossover frequency (bandwidth), phase margin, and gain margin. Increased output capacitance will reduce the crossover frequency with greater phase margin. tage<br>t cap<br>t on t<br>hase<br>but c<br>ency<br>butput<br> $\frac{1}{2\sqrt{3}}$  $C_{\text{OUT}}$  =<br>age inductdl, the outp<br>in establish<br>output capa<br>voltage loop<br>voltage loop<br>voltage make make make make make make<br>up the make make make make<br> $\frac{1}{\sqrt{2}}$  and  $\frac{1}{\sqrt{2}}$ .

The maximum output capacitor RMS ripple current is given by:

$$
I_{\text{RMS}(\text{MAX})} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{\text{OUT}} \cdot (V_{\text{IN}(\text{MAX})} - V_{\text{OUT}})}{L \cdot F_{\text{S}} \cdot V_{\text{IN}(\text{MAX})}}
$$

Dissipation due to the RMS current in the ceramic output capacitor ESR is typically minimal, resulting in less than a few degrees rise in hot-spot temperature.

### **Adjustable Output Resistor Selection**

For applications requiring an adjustable output voltage, the 0.6V version can be externally programmed. Resistors R1 and R2 of Figure 5 program the output to regulate at a voltage higher than 0.6V.

To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the minimum suggested value for R2 is 59kΩ. Although a larger value will further reduce quiescent current, it will also increase the impedance of the feedback node, making it more sensitive to external noise and interference. Table 2 summarizes the resistor values for various output voltages with R2 set to either 59kΩ for good noise immunity or 221kΩ for reduced no load input current. out the biack resident<br>
immunit<sub>1</sub><br>
59kΩ.<br>
e quiesc<br>
e quiesc<br>
ance of examples the swith<br>
inty or 22<br>  $\left(\frac{V_{\text{OUT}}}{V_{\text{REF}}} -1\right)$ <br>
djustable To limit the bias current required for the externs feedback resistor string while maintaining goo moise immunity, the minimum suggested value for the R2 is 59kΩ. Although a larger value will further reduce quiescent curr ent require<br>
ing while<br>
inimum start<br>
a larger<br>
and induction<br>
on the start<br>
and interpreticed not<br>  $\left(\frac{1.5V}{0.6V} - 1\right)$ <br>
and of the A ent require<br>
ing while<br>
inimum start<br>
in a larger<br>
ent, it will<br>
dback noc<br>
oise and in<br>
oise and in<br>
oither 59<br>
reduced no<br>  $\left(\frac{1.5V}{0.6V} - 1\right)$ <br>
n of the A

$$
R1 = \left(\frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1\right) \cdot R2 = \left(\frac{1.5V}{0.6V} - 1\right) \cdot 59k\Omega = 88.5k\Omega
$$

The adjustable version of the AAT2505, combined with an external feedforward capacitor (C8 in Figures 2 and 5), delivers enhanced transient response for extreme pulsed load applications. The addition of the feedforward capacitor typically requires a larger output capacitor C1 for stability.

	$R2 = 59k\Omega$	$R2 = 221k\Omega$
$\mathsf{V}_{\mathsf{OUT}}\left( \mathsf{V}\right)$	$R1$ (k $\Omega$ )	$R1$ (k $\Omega$ )
0.8	19.6	75
0.9	29.4	113
1.0	39.2	150
1.1	49.9	187
1.2	59.0	221
1.3	68.1	261
1.4	78.7	301
1.5	88.7	332
1.8	118	442
1.85	124	464
2.0	137	523
2.5	187	715
3.3	267	1000

**Table 2: Adjustable Resistor Values For Use With 0.6V Step-Down Converter.** 





**Figure 5: AAT2505 Evaluation Board Schematic.**

### **Thermal Calculations**

There are three types of losses associated with the AAT2505 step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the  $R_{DS(ON)}$ characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the step-down converter and LDO losses is given by:

$$
P_{\text{total}} = \frac{I_{\text{OBUCK}}^2 \cdot \left(R_{\text{DSON(H)}} \cdot V_{\text{OBUCK}} + R_{\text{DSON(L)}} \cdot \left[V_{\text{IN}} - V_{\text{OBUCK}}\right]\right)}{V_{\text{IN}}}
$$

 $+$  ( $t_{sw}$  ·  $F_s$  ·  $I_{OBUCH}$  +  $I_{QEDO}$ ) ·  $V_{IN}$  +  $I_{OLDO}$  ·  $(V_{IN}$  -  $V_{OLDO})$ 

 $I_{\text{OBUCH}}$  is the step-down converter quiescent current and  $I_{\text{QLDO}}$  is the LDO quiescent current. The term  $t_{sw}$  is used to estimate the full load step-down converter switching losses.

For the condition where the buck converter is in dropout at 100% duty cycle, the total device dissipation reduces to:

$$
P_{\text{total}} = I_{\text{OBUCK}}^{2} \cdot R_{\text{DSON(H)}} + I_{\text{OLDO}} \cdot (V_{\text{IN}} - V_{\text{OLDO}})
$$

$$
+ (I_{\text{QBUCK}} + I_{\text{QLDO}}) \cdot V_{\text{IN}}
$$

Since  $R_{DS(ON)}$ , quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range.

1. For step-down converter, enhanced transient configuration  $C8 = 100pF$  and  $C1 = 10pF$ .



Given the total losses, the maximum junction temperature can be derived from the  $\theta_{JA}$  for the TDFN33-12 package which is 50°C/W. TECH<br>btal losses, the maximum j<br>in be derived from the<br>package which is 50°C/W<br> $T_{J(MAX)} = P_{TOTAL} \cdot \Theta_{JA} + T_{AMB}$ 

$$
\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} = \mathsf{P}_{\mathsf{TOTAL}} \cdot \Theta_{\mathsf{JA}} + \mathsf{T}_{\mathsf{AMB}}
$$

#### **PCB Layout**

The following guidelines should be used to ensure a proper layout.

- 1. The input capacitor C2 should connect as closely as possible to VP and PGND, as shown in Figure 4.
- 2. The output capacitor and inductor should be connected as closely as possible. The connection of the inductor to the LX pin should also be as short as possible.
- 3. The feedback trace should be separate from any power trace and connect as closely as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation. If external feedback resistors are used, they should be placed as closely as possible to the FB pin. This prevents noise from being coupled into the high impedance feedback node.
- 4. The resistance of the trace from the load return to GND should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.
- 5. For good thermal coupling, PCB vias are required from the pad for the TDFN paddle to the ground plane. The via diameter should be 0.3mm to 0.33mm and positioned on a 1.2mm grid.

*<sup>2505.2006.06.1.1</sup>* 19



## **Step-Down Converter Design Example**

## **Specifications**

 $V_{OBUCH}$  = 1.8V @ 400mA (adjustable using 0.6V version), Pulsed Load  $\Delta I_{LOAD}$  = 300mA

 $V_{OLDO}$  = 3.3V @ 300mA

 $V_{IN}$  = 2.7V to 4.2V (3.6V nominal)

$$
F_{\rm S} = 1.4 \, \text{MHz}
$$

 $T_{\text{AMB}}$  = 85°C

## **1.8V Buck Output Inductor**

L1 =  $3 \frac{\mu \text{sec}}{\text{A}} \cdot V_{\text{O2}} = 3 \frac{\mu \text{sec}}{\text{A}} \cdot 1.8V = 5.4 \mu H$  (use 4.7 $\mu$ H; see Table 1) µsec  $\overline{\mathsf{A}}$ 

For Sumida inductor CDRH3D16, 4.7µH, DCR = 105mΩ.

**1.8V Buck Output Inductor**  
\nL1 = 
$$
3 \frac{\text{Usec}}{A} \cdot V_{oz} = 3 \frac{\text{Usec}}{A} \cdot 1.8V = 5.4 \mu H
$$
 (use 4.7 $\mu$ H; see Table  
\nFor Sumida inductor CDRH3D16, 4.7 $\mu$ H, DCR = 105m $\Omega$ .  
\n
$$
\Delta I_{L1} = \frac{V_{o}}{L1 \cdot F_s} \cdot \left(1 - \frac{V_{o}}{V_{IN}}\right) = \frac{1.8V}{4.7 \mu H \cdot 1.4 M H z} \cdot \left(1 - \frac{1.8 V}{4.2 V}\right) = 156 mA
$$
\n
$$
I_{PKL1} = I_{o} + \frac{\Delta I_{L1}}{2} = 0.4 A + 0.068 A = 0.468 A
$$
\n
$$
P_{L1} = I_{o}^2 \cdot DCR = 0.4 A^2 \cdot 105 m \Omega = 17 m W
$$
\n**1.8V Buck Output Capacitor**  
\n
$$
V_{DROOP} = 0.1 V
$$
\n
$$
C_{OUT} = \frac{3 \cdot \Delta I_{LOAD}}{V_{DROOP} \cdot F_s} = \frac{3 \cdot 0.3 A}{0.1 V \cdot 1.4 M H z} = 6.4 \mu F; use 10 \mu F
$$
\n
$$
I_{RMS} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{(V_{o}) \cdot (V_{IN(MAX)} - V_{o})}{L1 \cdot F_s \cdot V_{IN(MAX)} - V_{o}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{1.8 V \cdot (4.2 V - 1.8 V)}{4.7 \mu H \cdot 1.4 M H z \cdot 4.2 V} = 4
$$

**1.8V Buck Output Capacitor**

 $V_{DROOP} = 0.1V$ 

$$
C_{\text{OUT}} = \frac{3 \cdot \Delta I_{\text{LOAD}}}{V_{\text{DROOP}} \cdot F_{\text{S}}} = \frac{3 \cdot 0.3 \text{A}}{0.1 \text{V} \cdot 1.4 \text{MHz}} = 6.4 \text{ }\mu\text{F}; \text{ use } 10 \text{ }\mu\text{F}
$$
\n
$$
I_{\text{RMS}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{(V_{\text{O}}) \cdot (V_{\text{IN(MAX)}} \cdot V_{\text{O}})}{L \cdot 1 \cdot F_{\text{S}} \cdot V_{\text{IN(MAX})}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{1.8 \text{V} \cdot (4.2 \text{V} - 1.8 \text{V})}{4.7 \text{ }\mu\text{H} \cdot 1.4 \text{MHz} \cdot 4.2 \text{V}} = 45 \text{ m}
$$
\n
$$
P_{\text{esr}} = \text{esr} \cdot I_{\text{RMS}}^2 = 5 \text{ m}\Omega \cdot (45 \text{ mA})^2 = 10 \text{ }\mu\text{V}
$$



## **1.8V Buck Input Capacitor**

Input Ripple  $V_{PP} = 25$ mV

**3.30 Block Input Capacitor**

\n**1.8V Buck Input Capacitor**

\n**1.8V Buck Input Capacitor**

\n
$$
C_{IN} = \frac{1}{\left(\frac{V_{PP}}{I_{OBUCK}} - ESR\right) \cdot 4 \cdot F_s} = \frac{1}{\left(\frac{25mV}{0.4A} - 5m\Omega\right) \cdot 4 \cdot 1.4 MHz} = 4.75 \mu F
$$
\n
$$
I_{RMS} = \frac{I_{OBUCK}}{2} = 0.2 A \text{ rms}
$$

\n
$$
P = \text{esr} \cdot I_{RMS}^2 = 5m\Omega \cdot (0.2A)^2 = 0.2 mV
$$

 $R_{\text{MSS}} = \frac{I_{\text{OBUCK}}}{Q}$ 

P = esr ·  $I_{RMS}^2$  = 5mΩ · (0.2A)<sup>2</sup> = 0.2mW

## **AAT2505 Total Losses**

AAT2505 Total Losses  
\n
$$
P_{\text{TOTAL}} = \frac{I_{\text{OBUCK}}^2 \cdot (R_{\text{DSON(H)}} \cdot V_{\text{OBUCK}} + R_{\text{DSON(L)}} \cdot [V_{\text{IN}} - V_{\text{OBUCK}}])}{V_{\text{IN}}} + (t_{\text{sw}} \cdot F_s \cdot I_{\text{OBUCK}} + I_{\text{QBUCK}} + I_{\text{QLDO}}) \cdot V_{\text{IN}} + (V_{\text{IN}} - V_{\text{OLDO}}) \cdot I_{\text{OLDO}}
$$
\n
$$
= \frac{0.4^2 \cdot (0.725 \Omega \cdot 1.8 V + 0.7 \Omega \cdot [4.2 V - 1.8 V])}{4.2 V} + (5 \text{ns} \cdot 1.4 M \text{Hz} \cdot 0.4 A + 50 \mu A + 125 \mu A) \cdot 4.2 V + (4.2 V - 3.3 \text{H}_{\text{J(MAX)}} = T_{\text{AMB}} + \Theta_{\text{JA}} \cdot P_{\text{LOS}} = 85^{\circ} \text{C} + (50^{\circ} \text{C/W}) \cdot 395 \text{mW} = 105^{\circ} \text{C}
$$

$$
=\frac{0.4^2 \cdot (0.725 \Omega \cdot 1.8V + 0.7 \Omega \cdot [4.2V - 1.8V])}{4.2V}
$$

+ (5ns · 1.4MHz · 0.4A + 50µA +125µA) · 4.2V + (4.2V - 3.3V) · 0.3A = 395mW





**Table 3: Evaluation Board Component Values.**



**Table 4: Typical Surface Mount Inductors.**

<sup>1.</sup> For reduced quiescent current R2 = 221kΩ.





**Table 5: Surface Mount Capacitors.**



## **Ordering Information**





**All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/pbfree.**



1. XYY = assembly and date code.

2. Sample stock is generally held on part numbers listed in **BOLD**.



**TDFN33-12**



All dimensions in millimeters.



© Advanced Analogic Technologies, Inc.

AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. AnalogicTech<br>warrants performance of its sem trol techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed.

AnalogicTech and the AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.

**Advanced Analogic Technologies, Inc. 830 E. Arques Avenue, Sunnyvale, CA 94085 Phone (408) 737-4600 Fax (408) 737-4611**

