

LM5005

High Voltage 2.5 Amp Buck Regulator

General Description

The LM5005 high voltage switching regulator features all of the functions necessary to implement an efficient high voltage buck regulator using a minimum of external components. This easy to use regulator includes a 75V N-Channel buck switch with an output current capability of 2.5 Amps. The regulator control method is based upon current mode control utilizing an emulated current ramp. Current mode control provides inherent line feed-forward, cycle-by-cycle current limiting and ease of loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable control of very small duty cycles necessary in high input voltage applications. The operating frequency is programmable from 50kHz to 500kHz. An oscillator synchronization pin allows multiple LM5005 regulators to self-synchronize or to be synchronized to an external clock. Additional protection features include: current limit, thermal shutdown and remote shutdown capability. The device is available in a power enhanced TSSOP-20 package featuring an exposed die attach pad to aid thermal dissipation.


Features

- Integrated 75V, 2.5A N-Channel Buck Switch
- Ultra-wide input voltage range from 7V to 75V
- Internal high voltage bias regulator
- Adjustable output voltage from 1.225V
- 1.5% feedback reference accuracy
- Current mode control with emulated inductor current ramp
- Single resistor oscillator frequency setting
- Oscillator synchronization input
- Programmable soft-start
- Shutdown / Standby input
- Wide bandwidth error amplifier
- Thermal Shutdown


Package

■ TSSOP-20EP (Exposed Pad)

Simplified Application Schematic



Connection Diagram



Top View 20-Lead TSSOP

Ordering Information

| Order Number | Package Type | NSC Package Drawing | Supplied As | | |
|--------------|----------------------|---------------------|-----------------------------|--|--|
| LM5005MH | Exposed Pad TSSOP-20 | MXA20A | 73 Units in Rail | | |
| LM5005MHX | Exposed Pad TSSOP-20 | MXA20A | 2500 Units on Tape and Reel | | |

Pin Descriptions

| Pin(S) | Name | Description | Application Information |
|--------|------|---|--|
| 1 | VCC | Output of the bias regulator | Vcc tracks Vin up to 9V, beyond 9V Vcc is regulated to 7 Volts. A 0.1uF to 1uF ceramic decoupling capacitor is required. An external voltage (7.5V – 14V) can be applied to this pin to reduce internal power dissipation. |
| 2 | SD | Shutdown or UVLO input | If the SD pin voltage is below 0.7V the regulator will be in a low power state. If the SD pin voltage is between 0.7V and 1.225V the regulator will be in standby mode. If the SD pin voltage is above 1.225V the regulator will be operational. An external voltage divider can be used to set a line undervoltage shutdown threshold. If the SD pin is left open circuit, a 5µA pull-up current source configures the regulator fully operational. |
| 3, 4 | Vin | Input supply voltage | Nominal operating range: 7V to 75V |
| 5 | SYNC | Oscillator synchronization input or output | The internal oscillator can be synchronized to an external clock with an external pull-down device. Multiple LM5005 devices can be synchronized together by connection of their SYNC pins. |
| 6 | COMP | Output of the internal error amplifier | The loop compensation network should be connected between this pin and the FB pin. |
| 7 | FB | Feedback signal from the regulated output | This pin is connected to the inverting input of the internal error amplifier. The regulation threshold is 1.225V. |
| 8 | RT | Internal oscillator frequency set input | The internal oscillator is set with a single resistor, connected between this pin and the AGND pin. The recommended frequency range is 50KHz to 500KHz. |
| 9 | RAMP | Ramp control signal | An external capacitor connected between this pin and the AGND pin sets the ramp slope used for current mode control. Recommended capacitor range 50pF to 2000pF. |
| 10 | AGND | Analog ground | Internal reference for the regulator control functions |
| 11 | SS | Soft-start | An external capacitor and an internal 10µA current source set the time constant for the rise of the error amp reference. The SS pin is held low during standby, Vcc UVLO and thermal shutdown. |
| 12 | OUT | Output voltage connection | Connect directly to the regulated output voltage. |
| 13, 14 | PGND | Power ground | Low side reference for the PRE switch and the IS sense resistor. |
| 15, 16 | IS | Current sense | Current measurement connection for the re-circulating diode. An internal sense resistor and a sample/hold circuit sense the diode current near the conclusion of the off-time. This current measurement provides the DC level of the emulated current ramp. |
| 17, 18 | SW | Switching node | The source terminal of the internal buck switch. The SW pin should be connected to the external Schottky diode and to the buck inductor. |
| 19 | PRE | Pre-charge assist for the bootstrap capacitor | This open drain output can be connected to SW pin to aid charging the bootstrap capacitor during very light load conditions or in applications where the output may be pre-charged before the LM5005 is enabled. An internal pre-charge MOSFET is turned on for 250nS each cycle just prior to the on-time interval of the buck switch. |

Pin Descriptions (Continued)

| Pin(S) | Name | Description | Application Information |
|--------|------|-------------------------------------|---|
| 20 | BST | Boost input for bootstrap capacitor | An external capacitor is required between the BST and |
| | | | the SW pins. A 0.022µF ceramic capacitor is |
| | | | recommended. The capacitor is charged from Vcc via an |
| | | | internal diode during the off-time of the buck switch. |
| NA | EP | Exposed Pad | Exposed metal pad on the underside of the device. It is |
| | | | recommended to connect this pad to the PWB ground |
| | | | plane, in order to aid in heat dissipation. |

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 $\begin{array}{c} \rm V_{IN} \ to \ GND & 76V \\ \rm BST \ to \ GND & 90V \\ \rm PRE \ to \ GND & 76V \\ \rm SW \ to \ GND \ (Steady \ State) & -1.5V \\ \rm BST \ to \ V_{CC} & 76V \\ \rm V_{CC} \ to \ GND & 14V \\ \rm BST \ to \ SW & 14V \\ \end{array}$

OUT to GND Limited to Vin

SD, SYNC, SS, FB to GND 8V

ESD Rating (Note 2)

Human Body Model 2kV

Storage Temperature Range -65°C to +150°C

Operating Ratings (Note 1)

 V_{IN} 7V to 75V Operation Junction Temperature $-40\,^{\circ}\text{C}$ to + 125 $^{\circ}\text{C}$

Electrical Characteristics Specifications with standard typeface are for $T_J = 25^{\circ}C$, and those with **boldface** type apply over full **Operating Junction Temperature range**. $V_{IN} = 48V$, $R_T = 32.4k\Omega$ unless otherwise stated .

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|-------------|------------------------------------|------------------|------|-------|------|-------|
| STARTUP RE | GULATOR | | | | | |
| VccReg | Vcc Regulator Output | | 6.85 | 7.15 | 7.45 | V |
| | Vcc LDO Mode turn-off | | | 9 | | V |
| | Vcc Current Limit | Vcc = 0V | | 20 | | mA |
| VCC SUPPLY | | | | | | |
| | Vcc UVLO Threshold | (Vcc increasing) | 5.95 | 6.35 | 6.75 | V |
| | Vcc Undervoltage Hysteresis | | | 1 | | V |
| | Bias Current (lin) | FB = 1.3V | | | 5 | mA |
| | Shutdown Current (lin) | SD = 0V | | 60 | 100 | μΑ |
| SHUTDOWN T | THRESHOLDS | | • | | | |
| | Shutdown Threshold | | 0.5 | 0.7 | 0.9 | V |
| | Shutdown Hysteresis | | | 0.1 | | V |
| | Standby Threshold | | 1.18 | 1.225 | 1.27 | V |
| | Standby Hysteresis | | | 0.1 | | V |
| | SD Pull-up Current Source | | | 5 | | μΑ |
| SWITCH CHAI | RACTERSICS | | • | | | |
| | Buck Switch Rds(on) | | | 160 | 320 | mΩ |
| | BOOST UVLO | | | 3.8 | | V |
| | BOOST UVLO Hysteresis | | | 0.56 | | V |
| | Pre-charge Switch Rds(on) | | | 75 | | Ω |
| | Pre-charge Switch on-time | | | 275 | | ns |
| CURRENT LIM | NIT . | | | | | |
| | Cycle by Cycle Current Limit | RAMP = 0V | 3 | 3.5 | 4.25 | Α |
| | Cycle by Cycle Current Limit Delay | RAMP = 2.5V | | 100 | | ns |
| SOFT-START | • | • | • | | | |
| | SS Current Source | | 7 | 10 | 13 | μΑ |
| OSCILLATOR | • | | • | | | |
| | Frequency1 | | 180 | 200 | 220 | KHz |
| | Frequency2 | $RT = 11k\Omega$ | 425 | 485 | 525 | KHz |
| | SYNC Source Impedance | | | 10 | | kΩ |
| | SYNC Sink Impedance | | | 160 | | Ω |
| | SYNC Threshold (falling) | | | 1.4 | | V |
| | SYNC Frequency Range | | | | 550 | KHz |
| | SYNC Pulse Width Minimum | | 15 | | | ns |

Electrical Characteristics Specifications with standard typeface are for $T_J = 25^{\circ}C$, and those with **boldface** type apply over full **Operating Junction Temperature range**. $V_{IN} = 48V$, $R_T = 32.4k\Omega$ unless otherwise stated . (Continued)

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|---------------|-------------------------------|---------------------|-------|-------|-------|-------|
| RAMP GENER | RATOR | | ' | | • | |
| | Ramp Current 1 | Vin = 60V, Vout=10V | 234 | 275 | 316 | μΑ |
| | Ramp Current 2 | Vin = 10V, Vout=10V | 20 | 25 | 30 | μΑ |
| PWM COMPA | RATOR | | • | | | |
| | Forced Off-time | | | 500 | | ns |
| | Min On-time | | | 80 | | ns |
| | COMP to PWM Comparator Offset | | | 0.7 | | V |
| ERROR AMPI | LIFIER | • | • | | • | • |
| | Feedback Voltage | Vfb = COMP | 1.207 | 1.225 | 1.243 | V |
| | FB Bias Current | | | 10 | | nA |
| | DC Gain | | | 70 | | dB |
| | COMP Sink / Source Current | | 3 | | | mA |
| | Unity Gain Bandwidth | | | 3 | | MHz |
| THERMAL SH | IUTDOWN | • | • | | | |
| Tsd | Thermal Shutdown Threshold | | | 165 | | °C |
| | Thermal Shutdown Hysteresis | | | 25 | | °C |
| THERMAL RE | SISTANCE | | - | | - | |
| θ_{JC} | Junction to Case | | | 4 | | °C/W |
| θ_{JA} | Junction to Ambient | | | 40 | | °C/W |

Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.

Note 2: The human body model is a 100pF capacitor discharged through a 1.5k Ω resistor into each pin.


Note 3: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).


Typical Performance Characteristics

Oscillator Frequency vs R_T 1000 100 100 100 RT (k\Omega)


Soft Start Current vs Temperature

20161920







Oscillator Frequency vs Temperature $F_{OSC} = 200kHz$



20161921




Error Amplifier Gain/Phase A_{VCL} = 101




20161925

Typical Performance Characteristics (Continued)

Demoboard Efficiency vs $\rm I_{OUT}$ and $\rm V_{IN}$





Detailed Operating Description

The LM5005 high voltage switching regulator features all of the functions necessary to implement an efficient high voltage buck regulator using a minimum of external components. This easy to use regulator integrates a 75V N-Channel buck switch with an output current capability of 2.5 Amps. The regulator control method is based on current mode control utilizing an emulated current ramp. Peak current mode control provides inherent line feed-forward, cycleby-cycle current limiting and ease of loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of very small duty cycles necessary in high input voltage applications. The operating frequency is user programmable from 50kHz to 500kHz. An oscillator synchronization pin allows multiple LM5005 regulators to self synchronize or be synchronized to an external clock. The output voltage can be set from 1.225V. Fault protection features include, current limiting, thermal shutdown and remote shutdown capability. The device is available in the TSSOP-20 package featuring an exposed pad to aid thermal dissipation.

The functional block diagram and typical application of the LM5005 is shown in Figure 1. The LM5005 can be applied in numerous applications to efficiently step-down a high unregulated input voltage. The device is well suited for telecom, industrial and automotive power bus voltage ranges.

High Voltage Start-Up Regulator

The LM5005 contains a dual mode internal high voltage startup regulator that provides the Vcc bias supply for the PWM controller and boot-strap MOSFET gate driver. The

input pin (Vin) can be connected directly to the input voltage, as high as 75 Volts. For input voltages below 9V, a low dropout switch connects Vcc directly to Vin. In this supply range, Vcc is approximately equal to Vin. For Vin voltage greater than 9V, the low dropout switch is disabled and the Vcc regulator is enabled to maintain Vcc at approximately 7V. The wide operating range of 7 to 75V is achieved through the use of this dual mode regulator.

The output of the Vcc regulator is current limited to 20mA. Upon power up, the regulator sources current into the capacitor connected to the Vcc pin. When the voltage at the Vcc pin exceeds the Vcc UVLO threshold of 6.3V and the SD pin is greater than 1.225V, the output switch is enabled and a soft-start sequence begins. The output switch remains enabled until Vcc falls below 5.3V or the SD pin falls below 1.125V

An auxiliary supply voltage can be applied to the Vcc pin to reduce the IC power dissipation. If the auxiliary voltage is greater than 7.3V, the internal regulator will essentially shutoff, reducing the IC power dissipation. The Vcc regulator series pass transistor includes a diode between Vcc and Vin that should not be forward biased in normal operation. Therefore the auxiliary Vcc voltage should never exceed the Vin voltage.

In high voltage applications extra care should be taken to ensure the Vin pin does not exceed the absolute maximum voltage rating of 76V. During line or load transients, voltage ringing on the Vin line that exceeds the Absolute Maximum Ratings can damage the IC. Both careful PC board layout and the use of quality bypass capacitors located close to the Vin and GND pins are essential.




FIGURE 2. Vin and Vcc Sequencing

Shutdown / Standby

The LM5005 contains a dual level Shutdown (SD) circuit. When the SD pin voltage is below 0.7V, the regulator is in a low current shutdown mode. When the SD pin voltage is greater than 0.7V but less than 1.225V, the regulator is in standby mode. In standby mode the Vcc regulator is active but the output switch is disabled. When the SD pin voltage exceeds 1.225V, the output switch is enabled and normal operation begins. An internal $5\mu A$ pull-up current source configures the regulator to be fully operational if the SD pin is left open.

An external set-point voltage divider from Vin to GND can be used to set the operational input range of the regulator. The divider must be designed such that the voltage at the SD pin will be greater than 1.225V when Vin is in the desired operating range. The internal 5µA pull-up current source must be included in calculations of the external set-point divider. Hysteresis of 0.1V is included for both the shutdown and standby thresholds. The voltage at the SD pin should never exceed 8V. When using an external set-point divider, it may be necessary to clamp the SD pin to limit its voltage at high input voltage conditions.

The SD pin can also be used to implement various remote enable / disable functions. Pulling the UVLO pin below the 0.7V threshold totally disables the controller. If the SD pin voltage is above 1.225V the regulator will be operational.

Oscillator and Sync Capability

The LM5005 oscillator frequency is set by a single external resistor connected between the RT pin and the AGND pin. The $\rm R_T$ resistor should be located very close to the device and connected directly to the pins of the IC (RT and AGND).To set a desired oscillator frequency (F), the necessary value for the $\rm R_T$ resistor can be calculated from the following equation:

$$R_{T} = \frac{\frac{1}{F} - 580 \times 10^{-9}}{135 \times 10^{-12}}$$

The SYNC pin can be used to synchronize the internal oscillator to an external clock. The external clock must be of **higher frequency** than the free-running frequency set by the $R_{\rm T}$ resistor. A clock circuit with an open drain output is the recommended interface from the external clock to the SYNC pin. The clock pulse duration should be greater than 15 ns.




FIGURE 3. Sync from External Clock




FIGURE 4. Sync from Multiple Devices

Multiple LM5005 devices can be synchronized together simply by connecting the SYNC pins together. In this configuration all of the devices will be synchronized to the highest frequency device. The diagram in Figure 5 illustrates the SYNC input/output features of the LM5005. The internal oscillator circuit drives the SYNC pin with a strong pull-down / weak pull-up inverter. When the SYNC pin is pulled low either by the internal oscillator or an external clock, the ramp cycle of the oscillator is terminated and a new oscillator cycle begins. Thus, if the SYNC pins of several LM5005 IC's are connected together, the IC with the highest internal clock frequency will pull the connected SYNC pins low first and terminate the oscillator ramp cycles of the other IC's. The LM5005 with the highest programmed clock frequency will serve as the master and control the switching frequency of the all the devices with lower oscillator frequency.

Oscillator and Sync Capability (Continued)




FIGURE 5. Simplified Oscillator Block Diagram and SYNC I/O Circuit

Error Amplifier and PWM Comparator

The internal high gain error amplifier generates an error signal proportional to the difference between the regulated output voltage and an internal precision reference (1.225V). The output of the error amplifier is connected to the COMP pin allowing the user to provide loop compensation components, generally a type II network, as illustrated in Figure 1. This network creates a pole at unity frequency, a zero and a noise reducing high frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to the error amplifier output voltage at the COMP pin.

RAMP Generator

The ramp signal used in the pulse width modulator for current mode control is typically derived directly from the buck switch current. This switch current corresponds to the positive slope portion of the output inductor current. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feed-forward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading edge spike due to circuit parasitics that must be filtered or blanked. Also, the current measurement may introduce significant propagation delays. The filtering, blanking time and propagation delay limit the minimum achievable pulsewidth. In applications where the input voltage may be relatively large in comparison to the output voltage, controlling small pulsewidths and duty cycles is necessary for regulation. The LM5005 utilizes a unique ramp generator, which does not actually measure the buck switch current but rather reconstructs the signal. Reconstructing or emulating the inductor current provides a ramp signal to the PWM comparator that is free of leading edge spike and measurement or filtering delays. The current reconstruction is comprised of two elements; a sample & hold DC level and an emulated current ramp.

RAMP Generator (Continued)




FIGURE 6. Composition of Current Sense Signal

The Sample and Hold DC level illustrated in Figure 6. is derived from a measurement of the re-circulating Schottky diode anode current. The re-circulating diode anode should be connected to the IS pin. The diode current flows through an internal current sense resistor between the IS and PGND pins. The voltage level across the sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The diode current sensing and sample & hold provide the dc level of the reconstructed current signal. The positive slope inductor current ramp is emulated by an external capacitor connected from the RAMP pin to AGND and an internal voltage controlled current source. The ramp current source that emulates the inductor current is a function of the Vin and Vout voltages per the following equation:

$$I_{RAMP} = (5\mu x (Vin - Vout)) + 25\mu A$$

Proper selection of the RAMP capacitor depends upon the selected value of the output inductor. The value of $C_{\rm RAMP}$ can be selected from: $C_{\rm RAMP} = L \times 10^{-5}$, where L is the value of the output inductor in Henrys. With this value, the scale factor of the emulated current ramp will be approximately equal to the scale factor of the dc level sample and hold (0.5 V / A). The $C_{\rm RAMP}$ capacitor should be located very close to the device and connected directly to the pins of the IC (RAMP and AGND).

For duty cycles greater than 50 percent, current mode control circuits are subject to sub-harmonic oscillation. Adding a fixed slope voltage ramp signal (slope compensation) to the current sense signal prevents this oscillation. The $25\mu A$ of offset current provided from the emulated current source adds some fixed slope to the ramp signal. In some very high duty cycle applications, additional slope may be required. In these applications, the ramp capacitor value can be decreased to increase the ramp slope compensation.

Current Limit

The LM5005 contains a unique current monitoring scheme for control and over-current protection. When set correctly, the emulated current sense signal provides a signal which is proportional to the buck switch current with a scale factor of 0.5 V / A. The emulated ramp signal is applied to the current limit comparator. If the emulated ramp signal exceeds 1.75V (3.5A) the present cycle is terminated (cycle-by-cycle current limiting). In applications with small output inductance and high input voltage the switch current may overshoot due to the propagation delay of the current limit comparator. If an overshoot should occur, the diode current sampling circuit will detect the excess inductor current during the off-time of the buck switch. If the Sample and Hold DC Level exceeds the 1.75V current limit threshold, the buck switch will be disabled and skip pulses until the diode current sampling circuit detects the inductor current has decayed below the current limit threshold. This approach prevents current runaway conditions due to propagation delays or inductor saturation since the inductor current is forced to decay following any current overshoot.

Soft-Start

The soft-start feature allows the regulator to gradually reach the initial steady state operating point, thus reducing start-up stresses and surges. The internal soft-start current source, set to 10µA, gradually increases the voltage of an external soft-start capacitor connected to the SS pin. The soft-start capacitor voltage is connected to the reference input of the error amplifier. Various sequencing and tracking schemes can be implemented using external circuits that limit or clamp the voltage level of the SS pin.

In the event a fault is detected (over-temperature, Vcc UVLO, SD) the soft-start capacitor will be discharged. When the fault condition is no longer present a new soft-start sequence will commence.

Boost Pin

The LM5005 integrates an N-Channel buck switch and associated floating high voltage level shift / gate driver. This gate driver circuit works in conjunction with an internal diode and an external bootstrap capacitor. A 0.022µF ceramic capacitor, connected with short traces between the BST pin and SW pin, is recommended. During the off time of the buck switch, the SW pin voltage is approximately - 0.5V and the bootstrap capacitor is charged from Vcc through the internal bootstrap diode. When operating with a high PWM duty cycle, the buck switch will be forced off each cycle for 500ns to ensure that the bootstrap capacitor is recharged.

Under very light load conditions or when the output voltage is pre-charged, the SW voltage will not remain low during the off-time of the buck switch. If the inductor current falls to zero and the SW pin rises, the bootstrap capacitor will not receive sufficient voltage to operate the buck switch gate driver. For these applications, the PRE pin can be connected to the SW pin to pre-charge the bootstrap capacitor. The internal pre-charge MOSFET and diode connected between the PRE pin and PGND turns on each cycle for 250ns just prior to the onset of a new switching cycle. If the SW pin is at a normal negative voltage level (continuous conduction mode), then no current will flow through the pre-charge MOSFET/diode.

Thermal Protection

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction temperature is exceeded. When activated, typically at 165 degrees Celsius, the controller is forced into a low power reset state, disabling the output driver and the bias regulator. This feature is provided to prevent catastrophic failures from accidental device overheating.

Application Information

EXTERNAL COMPONENTS

The procedure for calculating the external components is illustrated with the following design example. The Bill of Materials for this design is listed in Table 1. The circuit shown in Figure 1 is configured for the following specifications:

- V_{OUT} = 5V
- V_{IN} = 7V to 75V
- Fs = 300 KHz
- Minimum load current (for CCM) = 250 mA
- Maximum load current = 2.5A

$R3(R_T)$

 R_{T} sets the oscillator switching frequency. Generally, higher frequency applications are smaller but have higher losses. Operation at 300KHz was selected for this example as a reasonable compromise for both small size and high efficiency. The value of R_{T} for 300KHz switching frequency can be calculated as follows:

$$R_{T} = \frac{[(1 / 300 \times 10^{3}) - 580 \times 10^{-9}]}{135 \times 10^{-12}}$$

The nearest standard value of 21 k Ω was chosen for RT.

L1

The inductor value is determined based on the operating frequency, load current, ripple current, and the minimum and maximum input voltage $(V_{IN(min)}, V_{IN(max)})$.




FIGURE 7. Inductor Current Waveform

To keep the circuit in continuous conduction mode (CCM), the maximum ripple current I_{RIPPLE} should be less than twice the minimum load current, or 0.5 Ap-p. Using this value of ripple current, the value of inductor (L1) is calculated using the following:

$$L1 = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{I_{RIPPLE} \times F_{S} \times V_{IN(max)}}$$

L1 =
$$\frac{5V \times (75V - 5V)}{0.5A \times 300 \text{ kHz} \times 75V}$$
 = 31 μ H

This procedure provides a guide to select the value of L1. The nearest standard value (33 μ H) will be used. L1 must be rated for the peak current (I_{PK+}) to prevent saturation. During normal loading conditions, the peak current occurs at maximum load current plus maximum ripple. During an overload

condition the peak current is limited to 3.5A nominal (4.25A maximum). The selected inductor (see Table 1) has a conservative 6.2 Amp saturation current rating. For this manufacturer, the saturation rating is defined as the current necessary for the inductance to reduce by 30%, at 20°C.

C3 (C_{RAMP})

With the inductor value selected, the value of C3 (C_{RAMP}) necessary for the emulation ramp circuit is:

$$C_{BAMP} = L \times 10^{-5}$$

Where L is in Henrys

With L1 selected for $33\mu H$ the recommended value for C3 is 330pF.

C9, C10

The output capacitors C9 and C10 smooth the inductor ripple current and provide a source of charge for transient loading conditions. For this design a $22\mu F$ ceramic capacitor and a $150\mu F$ SP organic capacitor were selected. The ceramic capacitor provides ultra low ESR to reduce the output ripple voltage and noise spikes, while the SP capacitor provides a large buck capacitance in a small volume for transient loading conditions. An approximation for the output ripple voltage is:

$$\Delta V_{OUT} = \Delta I_L \times \left(ESR \times \frac{1}{8 \times F_S \times C_{OUT}} \right)$$

D1

A Schottky type re-circulating diode is required for all LM5005 applications. Ultra-fast diodes are not recommended and may result in damage to the IC due to reverse recovery current transients. The near ideal reverse recovery characteristics and low forward voltage drop are particularly important diode characteristics for high input voltage and low output voltage applications common to the LM5005. The reverse recovery characteristic determines how long the current surge lasts each cycle when the buck switch is turned on. The reverse recovery characteristics of Schottky diodes minimize the peak instantaneous power in the buck switch occurring during turn-on each cycle. The resulting switching losses of the buck switch are significantly reduced when using a Schottky diode. The reverse breakdown rating should be selected for the maximum V_{INI}, plus some safety margin.

The forward voltage drop has a significant impact on the conversion efficiency, especially for applications with a low output voltage. "Rated" current for diodes vary widely from various manufactures. The worst case is to assume a short circuit load condition. In this case the diode will carry the output current almost continuously. For the LM5005 this current can be as high as 3.5A. Assuming a worst case 1V drop across the diode, the maximum diode power dissipation can be as high as 3.5W. For the reference design a 100V Schottky in a DPAK package was selected.

C1, C2

The regulator supply voltage has a large source impedance at the switching frequency. Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the on-time.

When the buck switch turns on, the current into the VIN pin steps to the lower peak of the inductor current waveform, ramps up to the peak value, then drops to zero at turn-off. The average current into VIN during the on-time is the load current. The input capacitance should be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating necessary is $I_{\rm RMS} > I_{\rm OUT} \, / \, 2$.

Quality ceramic capacitors with a low ESR should be selected for the input filter. To allow for capacitor tolerances and voltage effects, two 2.2 μF , 100V ceramic capacitors will be used. If step input voltage transients are expected near the maximum rating of the LM5005, a careful evaluation of ringing and possible spikes at the device VIN pin should be completed. An additional damping network or input voltage clamp may be required in these cases.

C8

The capacitor at the VCC pin provides noise filtering and stability for the $V_{\rm CC}$ regulator. The recommended value of C8 should be no smaller than 0.1 μF , and should be a good quality, low ESR, ceramic capacitor. A value of 0.47 μF was selected for this design.

C7

The bootstrap capacitor between the BST and the SW pins supplies the gate current to charge the buck switch gate at turn-on. The recommended value of C7 is 0.022 μ F, and should be a good quality, low ESR, ceramic capacitor.

C₄

The capacitor at the SS pin determines the soft-start time, i.e. the time for the reference voltage and the output voltage, to reach the final regulated value. The time is determined from:

$$t_{ss} = \frac{C4 \times 1.225 V}{10 \mu A}$$

For this application, a C4 value of 0.01 μF was chosen which corresponds to a soft-start time of 1 ms.

R5, R6

R5 and R6 set the output voltage level, the ratio of these resistors is calculated from:

$$R5/R6 = (V_{OUT} / 1.225V) - 1$$

For a 5V output, the R5/R6 ratio calculates to 3.082. The resistors should be chosen from standard value resistors, a good starting point is selection in the range of 1.0 k Ω - 10 k Ω . Values of 5.11 k Ω for R5, and 1.65 k Ω for R6 were selected.

R1, R2, C12

A voltage divider can be connected to the SD pin to set a minimum operating voltage $Vin_{(min)}$ for the regulator. If this feature is required, the easiest approach to select the divider resistor values is to select a value for R1 (between 10 k Ω and 100 k Ω recommended) then calculate R2 from:

R2 = 1.225 x
$$\left(\frac{R1}{V_{IN(min)} + (5 \times 10^{-6} \times R1) - 1.225} \right)$$

Capacitor C12 provides filtering for the divider. The voltage at the SD pin should never exceed 8V, when using an external set-point divider it may be necessary to clamp the SD pin at high input voltage conditions. The reference design utilizes the full range of the LM5005 (7V to 75V); therefore these components can be omitted. With the SD pin open circuit the LM5005 responds once the Vcc UVLO threshold is satisfied.

R7, C11

A snubber network across the power diode reduces ringing and spikes at the switching node. Excessive ringing and spikes can cause erratic operation and couple spikes and noise to the output. In the limit, spikes beyond the rating of the LM5005 or the re-circulating diode can damage these devices. Selecting the values for the snubber is best accomplished through empirical methods. First, make sure the lead lengths for the snubber connections are very short. For the current levels typical for the LM5005 a resistor value between 5 and 20 Ohms is adequate. Increasing the value of the snubber capacitor results in more damping but higher losses. Select a minimum value of C11 that provides adequate damping of the SW pin waveform at high load.

R4, C5, C6

These components configure the error amplifier gain characteristics to accomplish a stable overall loop gain. One advantage of current mode control is the ability to close the loop with only two feedback components, R4 and C5. The overall loop gain is the product of the modulator gain and the error amplifier gain. The DC modulator gain of the LM5005 is as follows:

DC
$$Gain_{(MOD)} = G_{m(MOD)} \times R_{LOAD} = 2 \times R_{LOAD}$$

The dominant low frequency pole of the modulator is determined by the load resistance (R_{LOAD} ,) and output capacitance (C_{OLT}). The corner frequency of this pole is:

$$f_{p(MOD)} = 1 / (2\pi R_{LOAD} C_{OUT})$$

For R $_{LOAD}$ = 5 Ω and C $_{OUT}$ = 177 μF then $f_{p(MOD)}$ = 180Hz DC Gain $_{(MOD)}$ = 2 x 5 = 10 = 20 dB

For the design example of Figure 1 the following modulator gain vs. frequency characteristic was measured as shown in Figure 8.




FIGURE 8. Gain and Phase of Modulator R_{LOAD} = 5 Ohms and C_{OUT} = 177 μF

Components R4 and C5 configure the error amplifier as a type II configuration which has a pole at unity and a zero at $f_Z=1\ /\ (2\pi R4C5).$ The error amplifier zero cancels the modulator pole leaving a single pole response at the crossover frequency of the loop gain. A single pole response at the crossover frequency yields a very stable loop with 90 degrees of phase margin.

For the design example, a target loop bandwidth (crossover frequency) of 20 kHz was selected. The compensation network zero (f_Z) should be selected at least an order of magnitude less than the target crossover frequency. This constrains the product of R4 and C5 for a desired compensation network zero (1 / (2 π R4 C5) to be less than 2kHz. Increasing R4 while proportionally decreasing C5, increases the error amp gain. Conversely, decreasing R4 while proportionally increasing C5, decreases the error amp gain. For the design example C5 was selected for 0.01 μ F and R4 was selected for 49.9 k Ω . These values configure the compensation network zero at 320 Hz. The error amp gain at frequencies greater than f_Z is: R4 / R5, which is approximately 10 (20dB).




FIGURE 9. Error Amplifier Gain and Phase

The overall loop can be predicted as the sum (in dB) of the modulator gain and the error amp gain.




FIGURE 10. Overall Loop Gain and Phase

If a network analyzer is available, the modulator gain can be measured and the error amplifier gain can be configured for the desired loop transfer function. If a network analyzer is not available, the error amplifier compensation components can be designed with the guidelines given. Step load transient tests can be performed to verify acceptable performance. The step load goal is minimum overshoot with a damped response. C6 can be added to the compensation network to decrease noise susceptibility of the error amplifier. The value of C6 must be sufficiently small since the addition of this capacitor adds a pole in the error amplifier transfer function. This pole must be well beyond the loop crossover frequency. A good approximation of the location of the pole added by C6 is: $\rm f_{p2} = fz \times C5$ / C6. An alternative method to decrease the error amplifer noise susceptibility is to connect a capacitor

from the COMP pin to the AGND pin. When using this method the value of the capacitor should not exceed 100pF.

BIAS POWER DISSIPATION REDUCTION

Buck regulators operating with high input voltage can dissipate an appreciable amount of power for the bias of the IC. The $V_{\rm CC}$ regulator must step-down the input voltage $V_{\rm IN}$ to a nominal $V_{\rm CC}$ level of 7V. The large voltage drop across the $V_{\rm CC}$ regulator translates into a large power dissipation within

the Vcc regulator. There are several techniques that can significantly reduce this bias regulator power dissipation. Figures 11 and 12 depict two methods to bias the IC from the output voltage. In each case the internal Vcc regulator is used to initially bias the VCC pin. After the output voltage is established, the VCC pin potential is raised above the nominal 7V regulation level, which effectively disables the internal $V_{\rm CC}$ regulator. The voltage applied to the VCC pin should never exceed 14V. The $V_{\rm CC}$ voltage should never be larger than the $V_{\rm IN}$ voltage.




FIGURE 11. VCC Bias from VOUT for 8V < VOUT < 14V




FIGURE 12. VCC Bias with Additional Winding on the Output Inductor

PWB BOARD LAYOUT AND THERMAL CONSIDERATIONS


The circuit in Figure 1 serves as both a block diagram of the LM5005 and a typical application board schematic for the LM5005. In a buck regulator there are two loops where currents are switched very fast. The first loop starts from the input capacitors, to the regulator VIN pin, to the regulator SW pin, to the inductor then out to the load. The second loop starts from the output capacitor ground, to the regulator PGND pins, to the regulator IS pins, to the diode anode, to the inductor and then out to the load. Minimizing the loop area of these two loops reduces the stray inductance and minimizes noise and possible erratic operation. A ground plane in the PC board is recommended as a means to connect the input filter capacitors to the output filter capacitors and the PGND pins of the regulator. Connect all of the low power ground connections (CSS, RT, CRAMP) directly to the regulator AGND pin. Connect the AGND and PGND pins together through the topside copper area covering the entire underside of the device. Place several vias in this underside copper area to the ground plane.

The two highest power dissipating components are the recirculating diode and the LM5005 regulator IC. The easiest method to determine the power dissipated within the LM5005 is to measure the total conversion losses (Pin -Pout) then subtract the power losses in the Schottky diode, output inductor and snubber resistor. An approximation for the Schottky diode loss is $P = (1-D) \times Iout \times Vfwd$. An approximation for the output inductor power is $P = I_{OLT}^2 \times R$ x 1.1, where R is the DC resistance of the inductor and the 1.1 factor is an approximation for the ac losses. If a snubber is used, the power loss can be estimated with an oscilloscope by observation of the resistor voltage drop at both turn-on and turn-off transitions. The regulator has an exposed thermal pad to aid power dissipation. Adding several vias under the device to the ground plane will greatly reduce the regulator junction temperature. Selecting a diode with an exposed pad will aid the power dissipation of the diode.

5V, 2.5A Demo Board Bill of Materials


| I1 | ГЕМ | PART NUMBER | DESCRIPTION | VALUE |
|----|-----|----------------|-----------------------------------|--------------|
| С | 1 | C4532X7R2A225M | CAPACITOR, CER, TDK | 2.2µ, 100V |
| С | 2 | C4532X7R2A225M | CAPACITOR, CER, TDK | 2.2µ, 100V |
| С | 3 | C0805C331G1GAC | CAPACITOR, CER, KEMET | 330p, 100V |
| С | 4 | C2012X7R2A103K | CAPACITOR, CER, TDK | 0.01μ, 100V |
| С | 5 | C2012X7R2A103K | CAPACITOR, CER, TDK | 0.01μ, 100V |
| С | 6 | OPEN | NOT USED | |
| С | 7 | C2012X7R2A223K | CAPACITOR, CER, TDK | 0.022μ, 100V |
| С | 8 | C2012X7R1C474M | CAPACITOR, CER, TDK | 0.47μ, 16V |
| С | 9 | C3225X7R1C226M | CAPACITOR, CER, TDK | 22µ, 16V |
| С | 10 | EEFHE0J151R | CAPACITOR, SP, PANASINIC | 150µ, 6.3V |
| С | 11 | C0805C331G1GAC | CAPACITOR, CER, KEMET | 330p, 100V |
| С | 12 | OPEN | NOT USED | |
| D | 1 | CSHD6-100C | DIODE, 100V, CENTRAL | |
| | | 6CWQ10FN | DIODE, 100V, IR (D1-ALT) | |
| L | 1 | DR127-330 | INDUCTOR, COOPER | 33µH |
| R | 1 | OPEN | NOT USED | |
| R | 2 | OPEN | NOT USED | |
| R | 3 | CRCW12062102F | RESISTOR | 21K |
| R | 4 | CRCW12064992F | RESISTOR | 49.9K |
| R | 5 | CRCW12065111F | RESISTOR | 5.11K |
| R | 6 | CRCW12061651F | RESISTOR | 1.65K |
| R | 7 | CRCW2512100J | RESISTOR | 10, 1W |
| U | 1 | LM5005 | REGULATOR, NATIONAL SEMICONDUCTOR | |

PCB Layout




Component Side

20161929




Solder Side

20161930



Silkscreen

20161931



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

20-Lead TSSOP Package NS Package Number MXA20A

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560