

165-Bump BGA Commercial Temp Industrial Temp



# 72Mb SigmaQuad-II Burst of 2 SRAM

278 MHz–167 MHz 1.8 V V<sub>DD</sub> 1.8 V and 1.5 V I/O

#### **Features**


- Simultaneous Read and Write SigmaQuad™ Interface
- JEDEC-standard pinout and package
- Dual Double Data Rate interface
- Byte Write controls sampled at data-in time
- Burst of 2 Read and Write
- 1.8 V + 100/-100 mV core power supply
- 1.5 V or 1.8 V HSTL Interface
- Pipelined read operation
- Fully coherent read and write pipelines
- ZQ pin for programmable output drive strength
- IEEE 1149.1 JTAG-compliant Boundary Scan
- Pin-compatible with present 9Mb, 18Mb, and 36Mb and future 144Mb devices
- 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
- RoHS-compliant 165-bump BGA package available

# SigmaQuad™ Family Overview

The GSQ8662Q08/09/18/36E are built in compliance with the SigmaQuad-II SRAM pinout standard for Separate I/O synchronous SRAMs. They are 75,497,472-bit (72Mb) SRAMs. The GSQ8662Q08/09/18/36E SigmaQuad SRAMs are just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

# **Clocking and Addressing Schemes**

The GSQ8662Q08/09/18/36E SigmaQuad-II SRAMs are synchronous devices. They employ two input register clock inputs, K and  $\overline{K}$ . K and  $\overline{K}$  are independent single-ended clock inputs, not differential inputs to a single differential clock input buffer. The device also allows the user to manipulate the output register clock inputs quasi independently with the C and



Bottom View 165-Bump, 15 mm x 17 mm BGA 1 mm Bump Pitch, 11 x 15 Bump Array

 $\overline{C}$  clock inputs. C and  $\overline{C}$  are also independent single-ended clock inputs, not differential inputs. If the C clocks are tied high, the K clocks are routed internally to fire the output registers instead.

Because Separate I/O SigmaQuad-II B2 RAMs always transfer data in two packets, A0 is internally set to 0 for the first read or write transfer, and automatically incremented by 1 for the next transfer. Because the LSB is tied off internally, the address field of a SigmaQuad-II B2 RAM is always one address pin less than the advertised index depth (e.g., the 4M x 18 has a 2048K addressable index).

# **Parameter Synopsis**

	-278	-250	-200	-167
tKHKH	3.6 ns	4.0 ns	5.0 ns	6.0 ns
tKHQV	0.45 ns	0.45 ns	0.45 ns	0.5 ns

Rev: 1.08 12/2007 1/35 © 2005, GSI Technology



# 2M x 36 SigmaQuad-II SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	MCL/SA (288Mb)	SA	w	BW2	K	BW1	R	SA	MCL/SA (144Mb)	CQ
В	Q27	Q18	D18	SA	BW3	K	BW0	SA	D17	Q17	Q8
С	D27	Q28	D19	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	D16	Q7	D8
D	D28	D20	Q19	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	Q16	D15	D7
E	Q29	D29	Q20	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{\mathrm{DDQ}}$	Q15	D6	Q6
F	Q30	Q21	D21	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	D14	Q14	<b>Q</b> 5
G	D30	D22	Q22	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	Q13	D13	D5
Н	Doff	V <sub>REF</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	V <sub>REF</sub>	ZQ
J	D31	Q31	D23	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	D12	Q4	D4
K	Q32	D32	Q23	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	Q12	D3	Q3
L	Q33	Q24	D24	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	D11	Q11	Q2
М	D33	Q34	D25	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	D10	Q1	D2
N	D34	D26	Q25	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	С	SA	SA	Q9	D0	Q0
R	TDO	тск	SA	SA	SA	C	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—15 x 17 mm<sup>2</sup> Body—1 mm Bump Pitch

- 1. BW0 controls writes to D0:D8; BW1 controls writes to D9:D17; BW2 controls writes to D18:D26; BW3 controls writes to D27:D35
- 2. MCL = Must Connect Low



# 4M x 18 SigmaQuad-II SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	MCL/SA (144Mb)	SA	w	BW1	K	NC	R	SA	SA	CQ
В	NC	Q9	D9	SA	NC	K	BW0	SA	NC	NC	Q8
С	NC	NC	D10	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	NC	Q7	D8
D	NC	D11	Q10	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	D7
E	NC	NC	Q11	$V_{\mathrm{DDQ}}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{\mathrm{DDQ}}$	NC	D6	Q6
F	NC	Q12	D12	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	Q5
G	NC	D13	Q13	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	D5
Н	Doff	V <sub>REF</sub>	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	V <sub>REF</sub>	ZQ
J	NC	NC	D14	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	Q4	D4
K	NC	NC	Q14	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	D3	Q3
L	NC	Q15	D15	$V_{\mathrm{DDQ}}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{\mathrm{DDQ}}$	NC	NC	Q2
М	NC	NC	D16	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	Q1	D2
N	NC	D17	Q16	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	NC	NC	D1
P	NC	NC	Q17	SA	SA	С	SA	SA	NC	D0	Q0
R	TDO	тск	SA	SA	SA	C	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—15 x 17 mm<sup>2</sup> Body—1 mm Bump Pitch

- 1. BW0 controls writes to D0:D8. BW1 controls writes to D9:D17.
- 2. MCL = Must Connect Low



# 8M x 8 SigmaQuad-II SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	SA	SA	$\overline{w}$	NW1	K	NC	R	SA	SA	CQ
В	NC	NC	NC	SA	NC	К	NW0	SA	NC	NC	Q3
С	NC	NC	NC	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	NC	NC	D3
D	NC	D4	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
E	NC	NC	Q4	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	D2	Q2
F	NC	NC	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
G	NC	D5	Q5	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	NC	NC
Н	Doff	V <sub>REF</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$V_{\mathrm{DDQ}}$	V <sub>REF</sub>	ZQ
J	NC	NC	NC	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	Q1	D1
K	NC	NC	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{\mathrm{DDQ}}$	NC	NC	NC
L	NC	Q6	D6	$V_{\mathrm{DDQ}}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{\mathrm{DDQ}}$	NC	NC	Q0
M	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	D0
N	NC	D7	NC	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	NC	NC	NC
P	NC	NC	Q7	SA	SA	С	SA	SA	NC	NC	NC
R	TDO	тск	SA	SA	SA	C	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—15 x 17 mm<sup>2</sup> Body—1 mm Bump Pitch

- 1. NW0 controls writes to D0:D3. NW1 controls writes to D4:D7.
- 2. MCL = Must Connect Low



# 8M x 9 SigmaQuad-II SRAM — Top View

•	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	SA	SA	W	NC	K	NC	R	SA	SA	CQ
В	NC	NC	NC	SA	NC	К	BW	SA	NC	NC	Q4
С	NC	NC	NC	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	NC	NC	D4
D	NC	D5	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
E	NC	NC	Q5	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	D3	Q3
F	NC	NC	NC	$V_{\mathrm{DDQ}}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
G	NC	D6	Q6	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{\mathrm{DDQ}}$	NC	NC	NC
Н	Doff	V <sub>REF</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
J	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	Q2	D2
K	NC	NC	NC	$V_{\mathrm{DDQ}}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
L	NC	Q7	D7	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	Q1
М	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	D1
N	NC	D8	NC	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	NC	NC	NC
P	NC	NC	Q8	SA	SA	С	SA	SA	NC	D0	Q0
R	TDO	тск	SA	SA	SA	C	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—15 x 17 mm<sup>2</sup> Body—1 mm Bump Pitch

Note: MCL = Must Connect Low

Downloaded from Elcodis.com electronic components distributor



# **Pin Description Table**

Symbol	Description	Туре	Comments
SA	Synchronous Address Inputs	Input	_
NC	No Connect	_	_
R	Synchronous Read	Input	Active Low
W	Synchronous Write	Input	Active Low
BW	Synchronous Byte Write	Input	Active Low x9 only
BW0-BW3	Synchronous Byte Writes	Input	Active Low x18/x36 only
NW0-NW1	Nybble Write Control Pin	Input	Active Low x8 only
К	Input Clock	Input	Active High
K	Input Clock	Input	Active Low
С	Output Clock	Input	Active High
C	Output Clock	Input	Active Low
TMS	Test Mode Select	Input	<del></del>
TDI	Test Data Input	Input	<del>-</del>
TCK	Test Clock Input	Input	_
TDO	Test Data Output	Output	_
V <sub>REF</sub>	HSTL Input Reference Voltage	Input	_
ZQ	Output Impedance Matching Input	Input	_
Qn	Synchronous Data Outputs	Output	
Dn	Synchronous Data Inputs	Input	
D <sub>off</sub>	Disable DLL when low	Input	Active Low
CQ	Output Echo Clock	Output	_
CQ	Output Echo Clock	Output	_
V <sub>DD</sub>	Power Supply	Supply	1.8 V Nominal
V <sub>DDQ</sub>	Isolated Output Buffer Supply	Supply	1.5 or 1.8 V Nominal
V <sub>SS</sub>	Power Supply: Ground	Supply	_

- NC = Not Connected to die or any other pin
   C, C, K, or K cannot be set to V<sub>REF</sub> voltage.



### **Background**

Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are needed. Therefore, the SigmaQuad-II SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from Separate I/O SRAMs can cut the RAM's bandwidth in half.

### **Alternating Read-Write Operations**

SigmaQuad-II SRAMs follow a few simple rules of operation.


- Read or Write commands issued on one port are never allowed to interrupt an operation in progress on the other port.
- Read or Write data transfers in progress may not be interrupted and re-started.
- $\overline{R}$  and  $\overline{W}$  high always deselects the RAM.
- All address, data, and control inputs are sampled on clock edges.

In order to enforce these rules, each RAM combines present state information with command inputs. See the Truth Table for details.

### SigmaQuad-II B2 SRAM DDR Read

The read port samples the status of the Address Input and  $\overline{R}$  pins at each rising edge of K. A low on the Read Enable-bar pin,  $\overline{R}$ , begins a read cycle. Data can be clocked out after the next rising edge of K with a rising edge of  $\overline{C}$  (or by  $\overline{K}$  if C and  $\overline{C}$  are tied high), and after the following rising edge of  $\overline{K}$  with a rising edge of C (or by K if C and  $\overline{C}$  are tied high). Clocking in a high on the Read Enable-bar pin,  $\overline{R}$ , begins a read port deselect cycle.

# SigmaQuad-II B2 Double Data Rate SRAM Read First




Rev: 1.08 12/2007 7/35 © 2005, GSI Technology



### SigmaQuad-II B2 SRAM DDR Write

The write port samples the status of the  $\overline{W}$  pin at each rising edge of K and the Address Input pins on the following rising edge of  $\overline{K}$ . A low on the Write Enable-bar pin,  $\overline{W}$ , begins a write cycle. The first of the data-in pairs associated with the write command is clocked in with the same rising edge of K used to capture the write command. The second of the two data in transfers is captured on the rising edge of  $\overline{K}$  along with the write address. Clocking in a high on  $\overline{W}$  causes a write port deselect cycle.

# SigmaQuad-II B2 Double Data Rate SRAM Write First





### Power-Up Sequence for SigmaQuad-II SRAMs

SigmaQuad-II SRAMs must be powered-up in a specific sequence in order to avoid undefined operations.

#### Power-Up Sequence

- 1. Power-up and maintain  $\overline{\text{Doff}}$  at low state.
  - 1a. Apply V<sub>DD</sub>.
  - 1b. Apply V<sub>DDQ</sub>.
  - 1c. Apply  $V_{REF}$  (may also be applied at the same time as  $V_{DDQ}$ ).
- 2. After power is achieved and clocks  $(K, \overline{K}, C, \overline{C})$  are stablized, change  $\overline{\text{Doff}}$  to high.
- 3. An additional 1024 clock cycles are required to lock the DLL after it has been enabled.

#### Note:

The DLL may be reset by driving the Doff pin low or by stopping the K clocks for at least 30 ns. 1024 cycles of clean K clocks are always required to relock the DLL after reset.

#### **DLL Constraints**

- The DLL synchronizes to either K or C clock. These clocks should have low phase jitter (t<sub>KCVar</sub>).
- The DLL cannot operate at a frequency lower than that specified by the t<sub>KHKH</sub> maximum specification for the desired operating clock frequency.
- If the incoming clock is not stablized when DLL is enabled, the DLL may lock on the wrong frequency and cause undefined errors or failures during the initial stage.

Power UP Interval

Unstable Clocking Interval

Vico

Power UP Interval

Unstable Clocking Interval

Unstable Clocking Interval

Vico

Power UP Interval

Unstable Clocking Interval

Unstable Clocking Interval

DLL Locking Interval (1024 Cycles)

Normal Operation

Power UP Interval

Unstable Clocking Interval

Storp Clock Interval

Normal Operation

Normal Operation

Normal Operation

If the frequency is changed, DLL reset is required. After reset, a minimum of 1024 cycles is required for DLL lock.

Rev: 1.08 12/2007 9/35 © 2005, GSI Technology



# **Special Functions**

### Byte Write and Nybble Write Control

Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a 2 beat data transfer. The x18 version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any write sequence.

Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, "Nybble Write Enable" and "NBx" may be substituted in all the discussion above.

### Example x18 RAM Write Sequence using Byte Write Enables

Data In Sample Time	BW0	BW1	D0-D8	D9-D17
Beat 1	0	1	Data In	Don't Care
Beat 2	1	0	Don't Care	Data In

### **Resulting Write Operation**

Byte 1 D0-D8	,		Byte 4 D9-D17	
Written	Written Unchanged		Written	
Bea	at 1	Bea	at 2	


### **Output Register Control**

SigmaQuad-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output Register Clock inputs, C and  $\overline{C}$ . The Output Register Clock inputs can be used to make small phase adjustments in the firing of the output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K and  $\overline{K}$  clocks. If the C and  $\overline{C}$  clock inputs are tied high, the RAM reverts to K and  $\overline{K}$  control of the outputs, allowing the RAM to function as a conventional pipelined read SRAM.

Rev: 1.08 12/2007 10/35 © 2005, GSI Technology




# **Example Four Bank Depth Expansion Schematic**



#### Note

For simplicity  $\overline{BWn}$ ,  $\overline{NWn}$ ,  $\overline{K}$ , and  $\overline{C}$  are not shown.





Rev: 1.08 12/2007 12/35 © 2005, GSI Technology




### **FLXDrive-II Output Driver Impedance Control**

HSTL I/O SigmaQuad-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to Vss via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is between  $175\Omega$  and  $350\Omega$ . Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The SRAM's output impedance circuitry compensates for drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps.

### SigmaQuad-II B2 Coherency and Pass Through Functions

Because the SigmaQuad-II B2 read and write commands are loaded at the same time, there may be some confusion over what constitutes "coherent" operation. Normally, one would expect a RAM to produce the just-written data when it is read immediately after a write. This is true of the SigmaQuad-II B2 except in one case, as is illustrated in the following diagram. If the user holds the same address value in a given K clock cycle, loading the same address as a read address and then as a matching write address, the SigmaQuad-II B2 will read or "Pass-thru" the latest data input, rather than the data from the previously completed write operation.

### SigmaQuad-II B2 Coherency and Pass Through Functions





# Separate I/O SigmaQuad-II B2 SigmaQuad-II SRAM Read Truth Table

Α	R	Output Next State	Q	Q
K↑ (t <sub>n</sub> )	K ↑ (t <sub>n</sub> )	K↑ (t <sub>n</sub> )	K ↑ (t <sub>n+1</sub> )	<b>κ</b> ↑ (t <sub>n+1½</sub> )
X	1	Deselect	Hi-Z	Hi-Z
V	0	Read	Q0	Q1

#### Notes:

- 1. X = Don't Care, 1 = High, 0 = Low, V = Valid.
- 2.  $\overline{R}$  is evaluated on the rising edge of K.
- 3. Q0 and Q1 are the first and second data output transfers in a read.

# Separate I/O SigmaQuad-II B2 SigmaQuad-II SRAM Write Truth Table

Α	W	BWn	BWn	Input Next State	D	D
<b>K</b> ↑ (t <sub>n + ½</sub> )	K↑ (t <sub>n</sub> )	K↑ (t <sub>n</sub> )	<b>K</b> ↑ (t <sub>n+½</sub> )	$K \uparrow, \overline{K} \uparrow (t_n), (t_{n+\frac{1{2}}})$	K ↑ (t <sub>n</sub> )	<b>K</b> ↑ (t <sub>n + ½</sub> )
V	0	0	0	Write Byte Dx0, Write Byte Dx1	D0	D1
V	0	0	1	Write Byte Dx0, Write Abort Byte Dx1	D0	Х
V	0	1	0	Write Abort Byte Dx0, Write Byte Dx1	Х	D1
Х	0	1	1	Write Abort Byte Dx0, Write Abort Byte Dx1	Х	Х
Х	1	Х	Х	Deselect	Х	Х

#### Notes:

- 1. X = Don't Care, H = High, L = Low, V = Valid.
- 2.  $\overline{W}$  is evaluated on the rising edge of K.
- 3. D0 and D1 are the first and second data input transfers in a write.
- 4. BWn represents any of the Byte Write Enable inputs (BW0, BW1, etc.).

Rev: 1.08 12/2007 14/35 © 2005, GSI Technology



# x36 Byte Write Enable (BWn) Truth Table

BW0	BW1	BW2	BW3	D0-D8	D9-D17	D18-D26	D27-D35
1	1	1	1	Don't Care	Don't Care	Don't Care	Don't Care
0	1	1	1	Data In	Don't Care	Don't Care	Don't Care
1	0	1	1	Don't Care	Data In	Don't Care	Don't Care
0	0	1	1	Data In	Data In	Don't Care	Don't Care
1	1	0	1	Don't Care	Don't Care	Data In	Don't Care
0	1	0	1	Data In	Don't Care	Data In	Don't Care
1	0	0	1	Don't Care	Data In	Data In	Don't Care
0	0	0	1	Data In	Data In	Data In	Don't Care
1	1	1	0	Don't Care	Don't Care	Don't Care	Data In
0	1	1	0	Data In	Don't Care	Don't Care	Data In
1	0	1	0	Don't Care	Data In	Don't Care	Data In
0	0	1	0	Data In	Data In	Don't Care	Data In
1	1	0	0	Don't Care	Don't Care	Data In	Data In
0	1	0	0	Data In	Don't Care	Data In	Data In
1	0	0	0	Don't Care	Data In	Data In	Data In
0	0	0	0	Data In	Data In	Data In	Data In


# x18 Byte Write Enable (BWn) Truth Table

BW0	BW1	D0-D8	D9-D17
1	1	Don't Care	Don't Care
0	1	Data In	Don't Care
1	0	Don't Care	Data In
0	0	Data In	Data In

# x8 Nybble Write Enable (NWn) Truth Table

NW0	NW1	D0-D3	D4-D7
1	1	Don't Care	Don't Care
0	1	Data In	Don't Care
1	0	Don't Care	Data In
0	0	Data In	Data In





- 1. Internal burst counter is fixed as 1-bit linear (i.e., when first address is A0+), next internal burst address is A0+1.
- 2. "READ" refers to read active status with  $\overline{R} = Low$ , "READ" refers to read inactive status with  $\overline{R} = High$ . The same is true for "WRITE" and "WRITE".
- 3. Read and write state machine can be active simultaneously.
- 4. State machine control timing sequence is controlled by K.



### **Absolute Maximum Ratings**

(All voltages reference to  $V_{\rm SS}$ )

Symbol	Description	Value	Unit
$V_{DD}$	Voltage on V <sub>DD</sub> Pins	-0.5 to 2.9	V
$V_{\mathrm{DDQ}}$	Voltage in V <sub>DDQ</sub> Pins	–0.5 to V <sub>DD</sub>	V
V <sub>REF</sub>	Voltage in V <sub>REF</sub> Pins	–0.5 to V <sub>DDQ</sub>	V
V <sub>I/O</sub>	Voltage on I/O Pins	-0.5 to V <sub>DDQ</sub> +0.5 (≤ 2.9 V max.)	V
V <sub>IN</sub>	Voltage on Other Input Pins	-0.5 to V <sub>DDQ</sub> +0.5 (≤ 2.9 V max.)	V
I <sub>IN</sub>	Input Current on Any Pin	+/–100	mA dc
I <sub>OUT</sub>	Output Current on Any I/O Pin	+/–100	mA dc
T <sub>J</sub>	Maximum Junction Temperature	125	°C
T <sub>STG</sub>	Storage Temperature	–55 to 125	°C

### Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.

# **Recommended Operating Conditions**

# **Power Supplies**

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	$V_{DD}$	1.7	1.8	1.9	V
I/O Supply Voltage	$V_{\mathrm{DDQ}}$	1.4	_	1.9	V
Reference Voltage	V <sub>REF</sub>	0.68	_	0.95	V

#### Notes:

- The power supplies need to be powered up simultaneously or in the following sequence: V<sub>DD</sub>, V<sub>DDQ</sub>, V<sub>REF</sub>, followed by signal inputs. The power down sequence must be the reverse. V<sub>DDQ</sub> must not exceed V<sub>DD</sub>.
- Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The
  part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance
  specifications quoted are evaluated for worst case in the temperature range marked on the device.

### **Operating Temperature**

Parameter	Symbol	Min.	Тур.	Max.	Unit
Ambient Temperature (Commercial Range Versions)	T <sub>A</sub>	0	25	70	°C
Ambient Temperature (Industrial Range Versions)	T <sub>A</sub>	-40	25	85	°C

Rev: 1.08 12/2007 17/35 © 2005, GSI Technology



# **HSTL I/O DC Input Characteristics**

Parameter	Symbol	Min	Max	Units	Notes
DC Input Logic High	V <sub>IH</sub> (dc)	V <sub>REF</sub> + 0.1	V <sub>DD</sub> + 0.3	V	1
DC Input Logic Low	V <sub>IL</sub> (dc)	-0.3	V <sub>REF</sub> – 0.1	V	1

#### Notes:

- 1. Compatible with both 1.8 V and 1.5 V I/O drivers
- 2. These are DC test criteria. DC design criteria is V<sub>REF</sub> ± 50 mV. The AC V<sub>IH</sub>/V<sub>IL</sub> levels are defined separately for measuring timing parameters.
- 3.  $V_{IL}$  (Min)DC = -0.3 V,  $V_{IL}$  (Min)AC = -1.5 V (pulse width  $\leq$  3 ns).
- 4.  $V_{IH}$  (Max)DC =  $V_{DDQ}$  + 0.3 V,  $V_{IH}$ (Max)AC =  $V_{DDQ}$  + 0.85 V (pulse width  $\leq$  3 ns).


# **HSTL I/O AC Input Characteristics**

Parameter	Symbol	Min	Max	Units	Notes
AC Input Logic High	V <sub>IH</sub> (ac)	V <sub>REF</sub> + 200	_	mV	3,4
AC Input Logic Low	V <sub>IL</sub> (ac)	_	V <sub>REF</sub> – 200	mV	3,4
V <sub>REF</sub> Peak to Peak AC Voltage	V <sub>REF</sub> (ac)	_	5% V <sub>REF</sub> (DC)	mV	1


#### Notes:

- 1. The peak to peak AC component superimposed on  $V_{REF}$  may not exceed 5% of the DC component of  $V_{REF}$ .
- 2. To guarantee AC characteristics, V<sub>IH</sub>,V<sub>IL</sub>, Trise, and Tfall of inputs and clocks must be within 10% of each other.
- 3. For devices supplied with HSTL I/O input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.

### **Undershoot Measurement and Timing**



# **Overshoot Measurement and Timing**





# Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 1.8 \text{ V})$ 

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0 V	6	7	pF
Clock Capacitance	C <sub>CLK</sub>	V <sub>IN</sub> = 0 V	5	6	pF

Note:

This parameter is sample tested.


### **AC Test Conditions**

Parameter	Conditions
Input high level	1.25 V
Input low level	0.25 V
Max. input slew rate	2 V/ns
Input reference level	0.75 V
Output reference level	V <sub>DDQ</sub> /2

### Note:

Test conditions as specified with output loading as shown unless otherwise noted.

# **AC Test Load Diagram**



$$RQ = 250 \Omega \text{ (HSTL I/O)}$$
 
$$V_{REF} = 0.75 \text{ V}$$

# **Input and Output Leakage Characteristics**

Parameter	Symbol	Test Conditions	Min.	Max	Notes
Input Leakage Current (except mode pins)	I <sub>IL</sub>	V <sub>IN</sub> = 0 to V <sub>DD</sub>	–2 uA	2 uA	
Doff	I <sub>INDOFF</sub>	$\begin{aligned} V_{DD} &\geq V_{IN} \geq V_{IL} \\ 0 \ V &\leq V_{IN} \leq V_{IL} \end{aligned}$	−2 uA −2 uA	2 uA 2 uA	
Output Leakage Current	I <sub>OL</sub>	Output Disable, V <sub>OUT</sub> = 0 to V <sub>DDQ</sub>	–2 uA	2 uA	

Rev: 1.08 12/2007 19/35 © 2005, GSI Technology



# **Programmable Impedance HSTL Output Driver DC Electrical Characteristics**

Parameter	Symbol	Min.	Max.	Units	Notes
Output High Voltage	V <sub>OH1</sub>	V <sub>DDQ</sub> /2 – 0.12	V <sub>DDQ</sub> /2 + 0.12	V	1, 3
Output Low Voltage	V <sub>OL1</sub>	V <sub>DDQ</sub> /2 – 0.12	V <sub>DDQ</sub> /2 + 0.12	V	2, 3
Output High Voltage	V <sub>OH2</sub>	V <sub>DDQ</sub> – 0.2	$V_{\mathrm{DDQ}}$	V	4, 5
Output Low Voltage	V <sub>OL2</sub>	Vss	0.2	V	4, 6

### Notes:

- 1.  $I_{OH}$  =  $(V_{DDQ}/2)$  / (RQ/5) +/- 15% @  $V_{OH}$  =  $V_{DDQ}/2$  (for:  $175\Omega \le RQ \le 350\Omega$ ).
- 2.  $I_{OL} = (V_{DDQ}/2) \ / \ (RQ/5) \ + / \ 15\% \ @ \ V_{OL} = V_{DDQ}/2 \ (for: \ 175\Omega \le RQ \le 350\Omega).$
- 3. Parameter tested with RQ =  $250\Omega$  and  $V_{DDQ}$  = 1.5 V or 1.8 V
- 4.  $0\Omega \le RQ \le \infty\Omega$
- 5.  $I_{OH} = -1.0 \text{ mA}$
- 6.  $I_{OL} = 1.0 \text{ mA}$

# **Operating Currents**

			-27	78	-2	50	-2	00	-1	67	
Parameter	Symbol	Test Conditions	0 to 70°C	–40 to 85°C	0 to 70°C	–40 to 85°C	0 to 70°C	–40 to 85°C	0 to 70°C	–40 to 85°C	Notes
Operating Current (x36): DDR	I <sub>DD</sub>	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA Cycle Time $\geq$ $t_{KHKH}$ Min	1050 mA	1075 mA	950 mA	975 mA	900 mA	925 mA	800 mA	825 mA	2, 3
Operating Current (x18): DDR	I <sub>DD</sub>	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA Cycle Time $\geq$ $t_{KHKH}$ Min	1000 mA	1025 mA	900 mA	925 mA	800 mA	825 mA	750 mA	775 mA	2, 3
Operating Current (x9): DDR	I <sub>DD</sub>	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA Cycle Time $\geq$ $t_{KHKH}$ Min	950 mA	975 mA	850 mA	875 mA	750 mA	775 mA	700 mA	725 mA	2, 3
Operating Current (x8): DDR	I <sub>DD</sub>	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA Cycle Time $\geq$ $t_{KHKH}$ Min	950 mA	975 mA	850 mA	875 mA	750 mA	775 mA	700 mA	725 mA	2, 3
Standby Current (NOP): DDR	I <sub>SB1</sub>	$\label{eq:Device deselected} \begin{split} & \text{Device deselected,} \\ & \text{I}_{OUT} = 0 \text{ mA, f} = \text{Max,} \\ & \text{All Inputs} \leq 0.2  \text{V or} \geq \text{V}_{DD} - 0.2  \text{V} \end{split}$	315 mA	325 mA	305 mA	315 mA	285 mA	295 mA	270 mA	280 mA	2, 4

### Notes:

- 1. Power measured with output pins floating.
- 2. Minimum cycle,  $I_{OUT} = 0$  mA
- 3. Operating current is calculated with 50% read cycles and 50% write cycles.
- Standby Current is only after all pending read and write burst operations are completed.

Rev: 1.08 12/2007 20/35 © 2005, GSI Technology



# **AC Electrical Characteristics**

Min   Max	Natas	llu:ta	67	-16	00	-20	50	-25	78	-2	Compleal	Dougraphon
K, К Clock Cycle Time C, C Clock Cycle Time         Netical to Chick         3.6         8.4         4.0         8.4         5.0         8.4         6.0         8.4         ns           KK Variable         kcvar         —         0.2         —         0.8         —         0.2         —         0.2         —         0.2         —         0.8         —         0.8         0         2.2         —         2.7         —         ns          0.0         0.0         1.8         —         2.2         —         2.7	Notes	Units	Max	Min	Max	Min	Max	Min	Max	Min	Symbol	Parameter
C, C Clock Cýcle Time												Clock
K € Clock High Pulse Width C, C Clock High Pulse Width C, C Clock Low Pulse Width C, C Clock Low Pulse Width         then C, C Clock Low Pulse Width to Ch to C High         then C, C Clock Low Pulse Width to Ch to C High         then C, C Clock Low Pulse Width to Ch to C High         then C, C Clock Low Pulse Width to Ch to C High         then C, C Clock Low Pulse Width to Ch to C High         then C, C Clock Low Pulse Width to Ch to C High         then C, C Clock Low Pulse Width to Ch to C High         then C, C Clock Low Pulse Width to Ch to C High         then C, C Clock Low Pulse Width         then C, C C Clock Low Pulse Width         then C, C Clock Low Pulse Width         then C, C C Clock Low Pulse Width		ns	8.4	6.0	8.4	5.0	8.4	4.0	8.4	3.6		K, K Clock Cycle Time C, C Clock Cycle Time
C, C Clock High Pulse Width  K, K Clock Low Pulse Width  C, C Clock Low Pulse Width  K, K Clock Low Pulse Width  K, K Clock Low Pulse Width  C, C Clock Low Pulse Width  L, High  L	5	ns	0.2	_	0.2	_	0.2	1	0.2	-	t <sub>KCVar</sub>	tKC Variable
C, C Clock Low Pulse Width  to CLCH  to K High to K High to CH GHigh  tkriKiH to K High to C to C High  tkriKiH to K High to C to C High  tkriKiH to K High to C to C High  tkriKiH to K High to C to C High  tkriKiH to K High to C to C High  tkriKiH to K High to C to C High  tkriKiH to K High to C to C High to Data Output Valid to C C Clock High to Data Output Hold to C C Clock High to Data Output Hold to C C Clock High to Echo Clock Valid to C C Clock High to Data Output High-Z to Clock High to Data Output High-Z to Clock High to Data Output High-Z to Clock High to Data Output Low-Z		ns	_	2.4	-	2.0	1	1.6	ı	1.32		K, K Clock High Pulse Width C, C Clock High Pulse Width
C to C High         t <sub>C</sub> HGH         1.49         —         1.8         —         2.2         —         2.7         —         ns           K to K High C to C High         t <sub>K</sub> HCH TGHCH         1.49         —         1.8         —         2.2         —         2.7         —         ns           K, K Clock High to C, C Clock High         t <sub>KHCH</sub> 0         1.45         0         1.8         0         2.3         0         2.8         ns           DLL Lock Time         t <sub>KHCL</sub> 1024         —         026         ©         1024         —         1024         —         1024         —         1024         —         0.45		ns	-	2.4	-	2.0	ı	1.6	ı	1.32		K, K Clock Low Pulse Width C, C Clock Low Pulse Width
C to C High         tGHCH         1.49         —         1.8         —         2.2         —         2.7         —         ns           K, K Clock High to C, C Clock High         tkHCH         0         1.45         0         1.8         0         2.3         0         2.8         ns           DLL Lock Time         tkCLock         1024         —         1024<		ns	_	2.7	_	2.2	_	1.8	_	1.49		K to K High C to C High
DLL Lock Time		ns	_	2.7	_	2.2	_	1.8	_	1.49		K to K High C to C High
K   Static to DLL reset   t  KCReset   30   — 30   — 30   — 30   — ns		ns	2.8	0	2.3	0	1.8	0	1.45	0	t <sub>KHCH</sub>	K, K Clock High to C, C Clock High
Output Times           K, K Clock High to Data Output Valid C, C Clock High to Data Output Valid C, C Clock High to Data Output Hold C, C Clock High to Data Output Hold C, C Clock High to Data Output Hold C, C Clock High to Echo Clock Valid C, C Clock High to Echo Clock Hold C, C Clock High to Data Output Hold         tchCQN tchC	6	cycle	_	1024	_	1024	_	1024		1024	t <sub>KCLock</sub>	DLL Lock Time
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		ns	_	30	_	30	_	30	-	30	t <sub>KCReset</sub>	K Static to DLL reset
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$											•	Output Times
C, C Clock High to Data Output Hold $\begin{array}{c ccccccccccccccccccccccccccccccccccc$	3	ns	0.5	ı	0.45	ı	0.45	1	0.45	I		K, K Clock High to Data Output Valid C, C Clock High to Data Output Valid
C, $\overline{C}$ Clock High to Echo Clock Valid $t_{CHCQV}$ $-$ 0.45 $-$ 0.45 $-$ 0.45 $-$ 0.6 $-$ 0.6 $-$ 0.6 $-$ 0.6 $-$ 0.7 $-$ 0.7 $-$ 0.8 $-$ 0.8 $-$ 0.9 $-$ 0	3	ns	-	-0.5	1	-0.45	ı	-0.45	I	-0.45		K, K Clock High to Data Output Hold C, C Clock High to Data Output Hold
C, C Clock High to Echo Clock Hold $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		ns	0.5	_	0.45	_	0.45	_	0.45	_		K, K Clock High to Echo Clock Valid C, C Clock High to Echo Clock Valid
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		ns	_	-0.5	_	-0.45	_	-0.45	_	-0.45		K, K Clock High to Echo Clock Hold C, C Clock High to Echo Clock Hold
CQ Phase Distortion         tCQHCQH tCQHCQH         1.24         —         1.55         —         1.95         —         2.45         —         ns           K Clock High to Data Output High-Z C Clock High to Data Output High-Z C Clock High to Data Output Low-Z C Clock High to Data Output Low-Z C Clock High to Data Output Low-Z         tKHQX1 tCHQX1         —         0.45         —         0.45         —         0.5         ns	7	ns	0.40	_	0.35	-	0.30	1	0.27	-	t <sub>CQHQV</sub>	CQ, CQ High Output Valid
K Clock High to Data Output High-Z C Clock High to Data Output Low-Z C C C C C C C C C C C C C C C C C C C	7	ns	-	-0.40	_	-0.35	-	-0.30	-	-0.27	t <sub>CQHQX</sub>	CQ, CQ High Output Hold
C Clock High to Data Output High-Z  K Clock High to Data Output Low-Z C Clock High to Data Output Low-Z C Clock High to Data Output Low-Z  No.45  - 0.45  - 0.45  - 0.45  - 0.45  - 0.45  - 0.5  - ns		ns	_	2.45	_	1.95	_	1.55	_	1.24		CQ Phase Distortion
C Clock High to Data Output Low-Z	3	ns	0.5	_	0.45	_	0.45	_	0.45	_		K Clock High to Data Output High-Z C Clock High to Data Output High-Z
Satun Times	3	ns	_	-0.5	_	-0.45	_	-0.45	_	-0.45		K Clock High to Data Output Low-Z C Clock High to Data Output Low-Z
nernh times												Setup Times
Address Input Setup Time $t_{AVKH}$ 0.3 — 0.35 — 0.4 — 0.5 — ns		ns	_	0.5	_	0.4	_	0.35	_	0.3	t <sub>AVKH</sub>	Address Input Setup Time
Control Input Setup Time $t_{\text{IVKH}}$ 0.3 $-$ 0.35 $-$ 0.4 $-$ 0.5 $-$ ns	2	ns	_	0.5	_	0.4	_	0.35	_	0.3	t <sub>IVKH</sub>	Control Input Setup Time
Data Input Setup Time $t_{DVKH}$ 0.3 $-$ 0.35 $-$ 0.4 $-$ 0.5 $-$ ns		ns		0.5		0.4		0.35		0.3	t <sub>DVKH</sub>	Data Input Setup Time




# GS8662Q08/09/18/36E-278/250/200/167

# **AC Electrical Characteristics (Continued)**


Parameter	Symbol	-2	-278		-250		-200		-167		Notes
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Hold Times											
Address Input Hold Time	t <sub>KHAX</sub>	0.3	_	0.35	_	0.4	_	0.5	_	ns	
Control Input Hold Time	t <sub>KHIX</sub>	0.3	_	0.35	_	0.4	_	0.5	_	ns	
Data Input Hold Time	t <sub>KHDX</sub>	0.3	_	0.35	_	0.4	-	0.5	-	ns	

- 1. All Address inputs must meet the specified setup and hold times for all latching clock edges.
- Control singles are R, W, BW0, BW1, and (NW0, NW1 for x8) and (BW2, BW3 for x36).
- 3. If C,  $\overline{C}$  are tied high, K,  $\overline{K}$  become the references for C,  $\overline{C}$  timing parameters
- 4. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70°C, 1.7 V). It is not possible for two SRAMs on the same board to be at such different voltages and temperatures.
- Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 6.  $V_{DD}$  slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once  $V_{DD}$  and input clock are stable.
- 7. Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard bands and test setup variations.











### JTAG Port Operation

#### Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with  $V_{DD}$ . The JTAG output drivers are powered by  $V_{DDO}$ .

### Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either  $V_{DD}$  or  $V_{SS}$ . TDO should be left unconnected.

### **JTAG Pin Descriptions**

Pin	Pin Name	I/O	Description
TCK	Test Clock	ln	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	ln	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	ln	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

### Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

# **JTAG Port Registers**

#### Overview

The various JTAG registers, refered to as Test Access Port orTAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

#### Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

#### **Bypass Register**

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.


Rev: 1.08 12/2007 25/35 © 2005, GSI Technology



#### **Boundary Scan Register**

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

### **JTAG TAP Block Diagram**



### Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

Rev: 1.08 12/2007 26/35 © 2005, GSI Technology



# **ID Register Contents**

									1	Not I	Jsed	Í												SI 1 ED II	EC		nd					Presence Register
Bit#	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Х	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	0	0	0	1	1	0	1	1	0	0	1	1

### **Tap Controller Instruction Set**


### Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.



# JTAG Tap Controller State Diagram



### **Instruction Descriptions**

### **BYPASS**

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

#### **EXTEST**

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Rev: 1.08 12/2007 28/35 © 2005, GSI Technology





Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

#### **IDCODE**

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

#### **SAMPLE-Z**

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

#### **RFU**

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

### **JTAG TAP Instruction Set Summary**

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z except CQ.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

#### Notes:

- 1. Instruction codes expressed in binary, MSB on left, LSB on right.
- 2. Default instruction automatically loaded at power-up and in test-logic-reset state.

Rev: 1.08 12/2007 29/35 © 2005, GSI Technology



# JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
Test Port Input Low Voltage	V <sub>ILJ</sub>	-0.3	0.3 * V <sub>DD</sub>	V	1
Test Port Input High Voltage	V <sub>IHJ</sub>	0.6 * V <sub>DD</sub>	V <sub>DD</sub> +0.3	V	1
TMS, TCK and TDI Input Leakage Current	I <sub>INHJ</sub>	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I <sub>INLJ</sub>	-1	100	uA	3
TDO Output Leakage Current	I <sub>OLJ</sub>	-1	1	uA	4
Test Port Output High Voltage	V <sub>OHJ</sub>	V <sub>DD</sub> – 200 mV	_	V	5, 6
Test Port Output Low Voltage	V <sub>OLJ</sub>	_	0.4	V	5, 7
Test Port Output CMOS High	V <sub>OHJC</sub>	V <sub>DD</sub> – 100 mV	_	V	5, 8
Test Port Output CMOS Low	V <sub>OLJC</sub>	_	100 mV	V	5, 9

### Notes:


- 1. Input Under/overshoot voltage must be  $-1 \text{ V} < \text{Vi} < \text{V}_{DDn} + 1 \text{ V}$  not to exceed 2.9 V maximum, with a pulse width not to exceed 20% tTKC.
- 2.  $V_{ILJ} \le V_{IN} \le V_{DDn}$
- $3. \quad 0 \ V \leq V_{IN} \leq V_{ILJn}$
- 4. Output Disable,  $V_{OUT} = 0$  to  $V_{DDn}$
- 5. The TDO output driver is served by the  $V_{\mbox{\scriptsize DD}}$  supply.
- 6.  $I_{OHJ} = -2 \text{ mA}$
- 7.  $I_{OLJ} = + 2 \text{ mA}$
- 8.  $I_{OHJC} = -100 \text{ uA}$
- 9.  $I_{OLJC} = +100 \text{ uA}$

### **JTAG Port AC Test Conditions**

Parameter	Conditions					
Input high level	V <sub>DD</sub> – 0.2 V					
Input low level	0.2 V					
Input slew rate	1 V/ns					
Input reference level	V <sub>DDQ</sub> /2					
Output reference level	V <sub>DDQ</sub> /2					




- 1. Include scope and jig capacitance.
- 2. Test conditions as shown unless otherwise noted.



\* Distributed Test Jig Capacitance






# **JTAG Port AC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50	_	ns
TCK Low to TDO Valid	tTKQ	_	20	ns
TCK High Pulse Width	tTKH	20	_	ns
TCK Low Pulse Width	tTKL	20	_	ns
TDI & TMS Set Up Time	tTS	10	_	ns
TDI & TMS Hold Time	tTH	10	_	ns



# Package Dimensions—165-Bump FPBGA (Package E)





# Ordering Information—GSI SigmaQuad-II SRAM

Org	Part Number <sup>1</sup>	Туре	Package	Speed (MHz)	T <sub>A</sub> <sup>3</sup>
2M x 36	GS8662Q36E-278	SigmaQuad-II SRAM	165-bump BGA	278	С
2M x 36	GS8662Q36E-250	SigmaQuad-II SRAM	165-bump BGA	250	С
2M x 36	GS8662Q36E-200	SigmaQuad-II SRAM	165-bump BGA	200	С
2M x 36	GS8662Q36E-167	SigmaQuad-II SRAM	165-bump BGA	167	С
2M x 36	GS8662Q36E-278I	SigmaQuad-II SRAM	165-bump BGA	278	I
2M x 36	GS8662Q36E-250I	SigmaQuad-II SRAM	165-bump BGA	250	I
2M x 36	GS8662Q36E-200I	SigmaQuad-II SRAM	165-bump BGA	200	I
2M x 36	GS8662Q36E-167I	SigmaQuad-II SRAM	165-bump BGA	167	I
4M x 18	GS8662Q18E-278	SigmaQuad-II SRAM	165-bump BGA	278	С
4M x 18	GS8662Q18E-250	SigmaQuad-II SRAM	165-bump BGA	250	С
4M x 18	GS8662Q18E-200	SigmaQuad-II SRAM	165-bump BGA	200	С
4M x 18	GS8662Q18E-167	SigmaQuad-II SRAM	165-bump BGA	167	С
4M x 18	GS8662Q18E-278I	SigmaQuad-II SRAM	165-bump BGA	278	I
4M x 18	GS8662Q18E-250I	SigmaQuad-II SRAM	165-bump BGA	250	I
4M x 18	GS8662Q18E-200I	SigmaQuad-II SRAM	165-bump BGA	200	I
4M x 18	GS8662Q18E-167I	SigmaQuad-II SRAM	165-bump BGA	167	I
8M x 9	GS8662Q09E-278	SigmaQuad-II SRAM	165-bump BGA	278	С
8M x 9	GS8662Q09E-250	SigmaQuad-II SRAM	165-bump BGA	250	С
8M x 9	GS8662Q09E-200	SigmaQuad-II SRAM	165-bump BGA	200	С
8M x 9	GS8662Q09E-167	SigmaQuad-II SRAM	165-bump BGA	167	С
8M x 9	GS8662Q09E-278I	SigmaQuad-II SRAM	165-bump BGA	278	I
8M x 9	GS8662Q09E-250I	SigmaQuad-II SRAM	165-bump BGA	250	I
8M x 9	GS8662Q09E-200I	SigmaQuad-II SRAM	165-bump BGA	200	I
8M x 9	GS8662Q09E-167I	SigmaQuad-II SRAM	165-bump BGA	167	I
8M x 8	GS8662Q08E-278	SigmaQuad-II SRAM	165-bump BGA	278	С
8M x 8	GS8662Q08E-250	SigmaQuad-II SRAM	165-bump BGA	250	С
8M x 8	GS8662Q08E-200	SigmaQuad-II SRAM	165-bump BGA	200	С
8M x 8	GS8662Q08E-167	SigmaQuad-II SRAM	165-bump BGA	167	С
8M x 8	GS8662Q08E-278I	SigmaQuad-II SRAM	165-bump BGA	278	I

# Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8662x36E-200T.
- 2.  $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$

Rev: 1.08 12/2007 33/35 © 2005, GSI Technology



# Ordering Information—GSI SigmaQuad-II SRAM

Org	Part Number <sup>1</sup>	Туре	Package	Speed (MHz)	T <sub>A</sub> <sup>3</sup>
8M x 8	GS8662Q08E-250I	SigmaQuad-II SRAM	165-bump BGA	250	I
8M x 8	GS8662Q08E-200I	SigmaQuad-II SRAM	165-bump BGA	200	- 1
8M x 8	GS8662Q08E-167I	SigmaQuad-II SRAM	165-bump BGA	167	I
2M x 36	GS8662Q36GE-278	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	278	С
2M x 36	GS8662Q36GE-250	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	250	С
2M x 36	GS8662Q36GE-200	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	200	С
2M x 36	GS8662Q36GE-167	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	167	С
2M x 36	GS8662Q36GE-278I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	278	I
2M x 36	GS8662Q36GE-250I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	250	I
2M x 36	GS8662Q36GE-200I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	200	I
2M x 36	GS8662Q36GE-167I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	167	I
4M x 18	GS8662Q18GE-278	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	278	С
4M x 18	GS8662Q18GE-250	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	250	С
4M x 18	GS8662Q18GE-200	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	200	С
4M x 18	GS8662Q18GE-167	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	167	С
4M x 18	GS8662Q18GE-278I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	278	I
4M x 18	GS8662Q18GE-250I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	250	I
4M x 18	GS8662Q18GE-200I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	200	I
4M x 18	GS8662Q18GE-167I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	167	I
8M x 9	GS8662Q09GE-278	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	278	С
8M x 9	GS8662Q09GE-250	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	250	С
8M x 9	GS8662Q09GE-200	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	200	С
8M x 9	GS8662Q09GE-167	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	167	С
8M x 9	GS8662Q09GE-278I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	278	ļ
8M x 9	GS8662Q09GE-250I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	250	ļ
8M x 9	GS8662Q09GE-200I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	200	ļ
8M x 9	GS8662Q09GE-167I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	167	I
8M x 8	GS8662Q08GE-278	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	278	С
8M x 8	GS8662Q08GE-250	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	250	С
8M x 8	GS8662Q08GE-200	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	200	С

### Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8662x36E-200T.
- 2.  $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$

Rev: 1.08 12/2007 34/35 © 2005, GSI Technology



# Ordering Information—GSI SigmaQuad-II SRAM

Org	Part Number <sup>1</sup>	Туре	Package	Speed (MHz)	T <sub>A</sub> <sup>3</sup>
8M x 8	GS8662Q08GE-167	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	167	С
8M x 8	GS8662Q08GE-278I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	278	I
8M x 8	GS8662Q08GE-250I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	250	I
8M x 8	GS8662Q08GE-2001	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	200	I
8M x 8	GS8662Q08GE-167I	SigmaQuad-II SRAM	RoHS-compliant 165-bump BGA	167	ı

### Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8662x36E-200T.
- 2.  $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$

# SigmaCIO-II Revision History

File Name	Format/Content	Description of changes
8662Qxx_r1		Creation of datasheet
8662Qxx_r1; 8662Qxx_r1_01	Content	Added RoHS-compliant package information
8662Qxx_r1_01; 8662Qxx_r1_02	Content	Updated MAX tKHKH
8662Qxx_r1_02; 8662Qxx_r1_03	Content	Updated tKHKH, tKHCH in AC Char table     Added tKHKH and CQ Phase Distortion to AC Char table
8662Qxx_r1_03; 8662Qxx_r1_04	Content	Added CZ data     Updated I/O supply voltage data     Updated power-up sequence information
8662Qxx_r1_05	Content	Removed 300 MHz (Q)     Updated to PQ
8662Qxx_r1_06	Content	Removed status from ordering information
8662Qxx_r1_07	Content	Added 278 MHz (Q)
8662Qxx_r1_08	Content	Added V <sub>REF</sub> note to Pin Description table     Updated FLXDrive-II Output Driver Impedance Control section     Removed Preliminary banner due to production status