## LC79401KNE - ${ }_{\text {Dot-Matrix }}^{\text {Cmos } \text { Ls }}$ LCD Drivers

## Overview

The LC79401KNE is a 80-outputs segment driver LSI for graphic dot-matrix liquid crystal display systems. The LC79401KNE latches 80 bits of display data sent from a controller using a 4-bit parallel transfer technique and generates LCD drive signals. When combined as a kit with common driver, either the LC79430KNE (QIP100E), the LC79401KNE can drive large screen LCD panels.

## Features

- Incorporates LCD drive circuits for 80 bits of display.
- Supports display duties from $1 / 64$ to $1 / 256$
- The provision of a chip disable pin supports power reduction in large-scale panels.
- Allows external provision of the bias power supply
- Operating supply voltage/operating temperature
$\mathrm{V}_{\mathrm{DD}}$ (logic block) : 2.7 to $5.5 \mathrm{~V} /-20$ to $+85^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {EE }}$ (LCD block) : 12 to $32 \mathrm{~V} /-20$ to $+85^{\circ} \mathrm{C}$
- Data transfer clock : 6.0MHz (max), bidirectional shifting supported
- Data input : 4-bit parallel input
- CMOS process
- 100-pin flat plastic package (QIP100E)

> Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment. The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transsortation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for new introduction or other application different from current conditions on the usage of automotive device, communication device, office equipment, industrial equipment etc. please consult with us about usage condition (temperature, operation time etc.) prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
> Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

## SANYO Semiconductor Co.,Ltd. <br> http://www.sanyosemi.com/en/network/

## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}$ SS $=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | unit |
| :--- | :--- | :--- | ---: | :---: |
| Maximum supply voltage (Logic) | $\mathrm{V}_{\mathrm{DD}} \max$ |  | -0.3 to +7.0 | V |
| Maximum supply voltage (LCD) | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}} \max$ | ${ }^{*} 1$ | 0 to 35 | V |
| Maximum input voltage | $\mathrm{V}_{1} \max$ |  | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Storage temperature | Tstg |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

Note ${ }^{*} 1 \mathrm{~V}_{\mathrm{DD}} \geq \mathrm{V} 1>\mathrm{V} 3>\mathrm{V} 4>\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{\mathrm{DD}}-\mathrm{V} 3 \leq 7 \mathrm{~V}, \mathrm{~V} 4-\mathrm{V}_{\mathrm{EE}} \leq 7 \mathrm{~V}$
Allowable Operating Ranges at $\mathrm{Ta}=-20$ to $+85^{\circ} \mathrm{C}, \mathrm{V}$ SS $=0 \mathrm{~V}$

| Parameter | Symbol | Conditions |  | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (Logic) | $V_{\text {DD }}$ |  |  | 2.7 |  | 5.5 | V |
| Supply voltage (LCD) | $\mathrm{V}_{\text {DD }} \mathrm{V}_{\text {EE }}$ | *2, 3 |  | 12 |  | 32 | V |
| Input high level voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \text { DI1 to DI4, CP, LOAD, CDI, R/L, M, } \\ & \text { DISPOFF } \end{aligned}$ |  | $0.8 V_{\text {DD }}$ |  |  | V |
| Input low level voltage | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & \text { DI1 to DI4, CP, LOAD, CDI, R/L, M, } \\ & \text { DISPOFF } \end{aligned}$ |  |  |  | $0^{2} \mathrm{~V}_{\text {DD }}$ | V |
| CP Shift clock | ${ }^{\text {f }}$ CP | CP |  |  |  | 6.0 | MHz |
| CP pulse width | twc | CP |  | 50 |  |  | ns |
| LOAD pulse width | tWL | LOAD |  | 50 |  |  | ns |
| Setup time | tsetup | DI1 to DI4 $\rightarrow$ CP |  | 30 |  |  | ns |
| Hold time | thold | DI1 to DI4 $\rightarrow$ CP | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 4.5 V | 40 |  |  | ns |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 30 |  |  | ns |
| CP $\rightarrow$ LOAD | ${ }^{\mathrm{t}} \mathrm{CL}$ | CP $\rightarrow$ LOAD |  | 80 |  |  | ns |
| LOAD $\rightarrow$ CP | tLC1 | LOAD $\rightarrow$ CP |  | 110 |  |  | ns |
|  | tLC2 | $\text { LOAD } \rightarrow \text { CP }$ | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 4.5 V | 30 |  |  | ns |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 15 |  |  | ns |
| CP and LOAD rise time | $t_{R}$ | CP, LOAD |  |  |  | *4 | ns |
| CP and LOAD fall time | ${ }_{\text {t }}$ | CP, LOAD |  |  |  | *4 | ns |

Note *2 $\mathrm{V}_{\mathrm{DD}} \geq \mathrm{V} 1>\mathrm{V} 3>\mathrm{V} 4>\mathrm{V}_{\mathrm{EE}}, \mathrm{V}_{\mathrm{DD}}-\mathrm{V} 3 \leq 7 \mathrm{~V}, \mathrm{~V} 4-\mathrm{V}_{\mathrm{EE}} \leq 7 \mathrm{~V}$
*3 When the power is turned on, either the logic system power must be turned on before the LCD drive system power or else they must both be turned on at the same time. When the power is turned off, either the LCD drive system power must be turned off before the logic system power, or else both must be turned off at the same time.
*4 The CP and LOAD rise time ( $\mathrm{t}_{\mathrm{R}}$ ) and the CP and LOAD fall time ( t F ) must satisfy equations (1) and (2) below at the same time.
(1) $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}<\frac{1}{2 \mathrm{ff}_{\mathrm{CP}}}-\mathrm{t}_{\mathrm{WC}}$
(2) $\mathrm{t}_{\mathrm{R}}, \mathrm{tF}<50 \mathrm{~ns}$

## LC79401KNE

Electrical Characteristics at $\mathrm{Ta}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V

| Parameter | Symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level current | $\mathrm{IIH}^{\text {I }}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$, LOAD, CP, CDI, R/L, DI1 to DI4, M, DISPOFF |  |  | 1 | $\mu \mathrm{A}$ |
| Input low level current | IIL | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}, \text { LOAD }, \mathrm{CP}, \mathrm{CDI}, \mathrm{R} / \mathrm{L},$ DI1 to DI4, M, DISPOFF | -1 |  |  | $\mu \mathrm{A}$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}^{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{CDO}$ | $\mathrm{V}_{\mathrm{DD}}{ }^{-0.4}$ |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}^{\mathrm{OL}}=400 \mu \mathrm{~A}, \mathrm{CDO}$ |  |  | 0.4 | V |
| Driver on resistance | $\mathrm{R}_{\mathrm{ON}}(1)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=30 \mathrm{~V},\left\|\mathrm{~V}_{\mathrm{DE}}-\mathrm{V}_{\mathrm{O}}\right\|=0.5 \mathrm{~V} \text { : } \\ & \mathrm{O} 1 \text { to O80*5 } \end{aligned}$ |  | 0.6 | 1.5 | $\mathrm{k} \Omega$ |
|  | RON(2) | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=20 \mathrm{~V},\left\|\mathrm{~V}_{\mathrm{DE}}-\mathrm{V}_{\mathrm{O}}\right\|=0.5 \mathrm{~V} \text { : } \\ & \mathrm{O} 1 \text { to O80*5 } \end{aligned}$ |  | 0.7 | 2.0 | $\mathrm{k} \Omega$ |
| Standby current drain | ${ }^{\text {I ST }}$ | $\begin{aligned} & \mathrm{CDI}=\mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=30 \mathrm{~V}, \\ & \mathrm{CP}=6.0 \mathrm{MHz} \text {, Output unloaded: } \mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  |  | 200 | $\mu \mathrm{A}$ |
| Operating current drain | ISS *6 | $V_{D D}-V_{E E}=30 \mathrm{~V}, C P=6 \mathrm{MHz}$, LOAD $=14 \mathrm{kHz}, \mathrm{M}=35 \mathrm{~Hz}: \mathrm{V}_{\mathrm{SS}}$ |  |  | 4.0 | mA |
|  | ${ }^{1} \mathrm{EE}$ *7 | $\begin{aligned} & V_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}=30 \mathrm{~V}, \mathrm{CP}=6 \mathrm{MHz} \\ & \text { LOAD }=14 \mathrm{kHz}, \mathrm{M}=35 \mathrm{~Hz}: \mathrm{V}_{\mathrm{EE}} \end{aligned}$ |  |  | 0.5 | mA |
| Input capacitance | $\mathrm{C}_{1}$ | $\mathrm{f}=6.0 \mathrm{MHz}$; CP |  | 8 |  | pF |

Note *5 VDE = one of V1, V3, V4 or VEE, V1 = VDD, V3 = 15/17 ( $\left.\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right), \mathrm{V} 4=2 / 17\left(\mathrm{~V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{EE}}\right)$
*6 ISS is the current flowing from VDD to VSS
*7 IEE is the current flowing from VDD to VEE
Switching Characteristics at $\mathrm{Ta}=25 \pm 2^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7$ to 5.5 V

| Parameter | Symbol | Conditions |  | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output delay time 1 | ${ }^{\text {t }}$ 1 | Load=15pF: CDO | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 4.5 V |  |  | 100 | ns |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  |  | 80 | ns |
| Output delay time 2 | ${ }^{\text {t }}$ 2 | Load=15pF: CDO | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 4.5 V |  |  | 100 | ns |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  |  | 80 | ns |

## Package Dimensions

unit:mm (typ)
3151A


## Pin Assignment



Top view

## Equivalent Circuit Block Diagram



## Pin Function

| Pin No | Symbol | I/O | Function |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | $\mathrm{V}_{\text {DD }}$ | Supply | $\mathrm{V}_{\mathrm{DD}}{ }^{-} \mathrm{V}_{\mathrm{SS}}$ : Logic power supply <br> $V_{D D}-V_{E E}$ : $L C D$ drive circuit power supply |  |  |  |  |  |  |  |
| 88 | $\mathrm{V}_{\text {SS }}$ |  |  |  |  |  |  |  |  |  |
| 85 | $\mathrm{V}_{\text {EE }}$ |  |  |  |  |  |  |  |  |  |
| 82 | V1 | Supply | LCD drive level power supply <br> V1, $\mathrm{V}_{\mathrm{EE}}$ : Selected level V3,V4 : Unselected level |  |  |  |  |  |  |  |
| 83 | V3 |  |  |  |  |  |  |  |  |  |
| 84 | V4 |  |  |  |  |  |  |  |  |  |
| 99 | CP | 1 | Display data acquisition clock (falling edge trigger) |  |  |  |  |  |  |  |
| 87 | LOAD | 1 | Display data latch clock (falling edge trigger) <br> The display data LCD drive signal is output on the falling edge. |  |  |  |  |  |  |  |
| 95 | DI4 | 1 | Display data | LCD drive output |  |  | LCD display |  |  |  |
| 96 | DI3 |  | H | Selected level |  |  | On |  |  |  |
|  |  |  | L | Unselected level |  |  | Off |  |  |  |
| 91 | R/L | 1 | Control pin that inverts the data output destination |  |  |  |  |  |  |  |
|  |  |  | R/L ${ }^{\text {R }}$ Data input | Number of clock |  |  |  |  |  |  |
|  |  |  |  | 1 | 2 | 3 | ... | 18 | 19 | 20 |
|  |  |  | DI1 | 077 | 073 | 069 | ... | O9 | O5 | O1 |
|  |  |  | DI2 | 078 | 074 | 070 | ... | 010 | O6 | O2 |
|  |  |  | DI3 | 079 | 075 | 071 | ... | 011 | 07 | O3 |
|  |  |  | DI4 | 080 | 076 | 072 | ... | 012 | O8 | O4 |
|  |  |  | DI1 | O4 | O8 | 012 | ... | 072 | 076 | 080 |
|  |  |  | DI2 | O3 | 07 | 011 | ... | 071 | 075 | 079 |
|  |  |  | DI3 | O2 | 06 | 010 | ... | 070 | 074 | 078 |
|  |  |  | DI4 | O1 | O5 | O9 | ... | 069 | 073 | 077 |
| 86 | M | 1 | LCD drive output alternation signal |  |  |  |  |  |  |  |
| 81 | CDI | 1 | Chip disable pin <br> High level : Data is not acquired. <br> Low level : Data is acquired |  |  |  |  |  |  |  |
| 100 | CDO | O | Connect to the CDI pin on the next chip when cascade connection is used. |  |  |  |  |  |  |  |
| 89 | $\overline{\text { DISPOFF }}$ | 1 | Input that controls the O 1 to O 80 output pins. During periods when this pin Is low, the O1 to O80 output pins output the V1 level. See the truth table. |  |  |  |  |  |  |  |
| 1 to 80 | O1 to O80 | 0 | LCD drive outputs <br> The output level are determined by the combination of the output the data, The M signal, and The $\overline{\text { DISPOFF }}$ pin as shown in the table. |  |  |  |  |  |  |  |
|  |  |  | M | Q |  | DISPOFF |  | Output |  |  |
|  |  |  | L | L |  | H |  | V3 |  |  |
|  |  |  | L | H |  | H |  | V1 |  |  |
|  |  |  | H | L |  | H |  | V4 |  |  |
|  |  |  | H | H |  | H |  | $\mathrm{V}_{\mathrm{EE}}$ |  |  |
|  |  |  | * | * |  | L |  | V1 |  |  |
|  |  |  | Note : don't care (fixed at high or low) |  |  |  |  |  |  |  |
| 92 | NC | - | Must be left open. |  |  |  |  |  |  |  |
| 93 | NC |  |  |  |  |  |  |  |  |  |
| 94 | NC |  |  |  |  |  |  |  |  |  |

## Application Example (LC79401KNE/LC79430KNE)



## Switching Characteristics Diagram



- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
■ Regarding monolithic semiconductors, if you should intend to use this IC continuously under high temperature, high current, high voltage, or drastic temperature change, even if it is used within the range of absolute maximum ratings or operating conditions, there is a possibility of decrease reliability. Please contact us for a confirmation.
$\square$ SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
$\square$ In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of September, 2012. Specifications and information herein are subject to change without notice.

