

HT48R70A-1/HT48C70-1 I/O Type 8-Bit MCU

Technical Document

- <u>Tools Information</u>
- FAQs
- Application Note
- HA0003E Communicating between the HT48 & HT46 Series MCUs and the HT93LC46 EEPROM
- HA0004E HT48 & HT46 MCU UART Software Implementation Method
- HA0013E HT48 & HT46 LCM Interface Design
- HA0021E Using the I/O Ports on the HT48 MCU Series
- HA0055E 2^12 Decoder (8+4 Corresponds to HT12E)
- HA0075E MCU Reset and Oscillator Circuits Application Note

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- Low voltage reset function
- 56 bidirectional I/O lines (max.)
- 1 interrupt input
- 2×16-bit programmable timer/event counter and overflow interrupts
- On-chip RC oscillator, external crystal and RC oscillator
- 32768Hz crystal oscillator for timing purposes only
- Watchdog Timer
- 8192×16 program memory ROM

- 224×8 data memory RAM
- · Buzzer driving pair and PFD supported
- HALT function and wake-up feature reduce power consumption
- 16-level subroutine nesting
- Up to 0.5 μs instruction cycle with 8MHz system clock at V_DD=5V
- Bit manipulation instruction
- 16-bit table read instruction
- 63 powerful instructions

1


- · All instructions in one or two machine cycles
- 48-pin SSOP, 64-pin QFP package

General Description

The HT48R70A-1/HT48C70-1 are 8-bit high performance, RISC architecture microcontroller devices specifically designed for multiple I/O control product applications. The mask version HT48C70-1 is fully pin and functionally compatible with the OTP version HT48R70A-1 device. The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and wake-up functions, watchdog timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.



Block Diagram



2

Rev. 2.10

August 7, 2007



Pin Assignment

РВ5	1 48			т	т	σ	-0	- 0	ד ס		т	- 17	n n	т			
		П РВ7		PA2	PA3	PG4	PG5	PG6	2007 קסק	PB5	PB6	PB7	PA5	PA6			
	-	□ PA4													٦		
	-		PA1 🗍	/ 64	63	62 (61 6	60 5	9 5	8 57	56	55 5	64 53	52 51	Ь	PA7	
_		-		2										50	E	PF0	
	-	□ PA6												49	E	PF1	
PA0	-	PA7		3											E		
РВЗ 🗆	-	PF0		4										48	E	PF2	
РВ2 🗆	8 41	D PF1		5										47	E	PF3	
PB1/BZ	9 40	D PF2		6										46	E	OSC2	
PB0/BZ 🗆	10 39	🗆 PF3	PB3	7										45	Ľ	OSC1	
PE3 🗆	11 38	□ osc2	PB2	8										44	· 🗌 I	PF4	
PE2 🗆	12 37	□ OSC1	PB1/BZ	9		HI	T48	R70	A-1/	HT48	3C70)-1		43		PF5	
PE1 🗆	13 36		PB0/BZ	10				_ 6	4 05	P-A				42	: 🗋 I	PF6	
PE0 🗆	14 35		PE3 🗌	11				- 0	- 001	1-7				41		PF7	
PD7 🗆	15 34	TMR1	PE2	12										40	Η.	VDD	
PD6 🗆	16 33	🗆 PD3	PE1	13										39	ים	RES	
PD5 🗆	17 32	🗆 PD2	PE0	14										38	р.	TMR1	
PD4 🗆	18 31	D PD1	PD7	15										37	ים	PD3	
vss 🗆	19 30		PD6	16										36		PD2	
	20 29	D PC7	PD5	17										35		PD1	
TMR0 🗆	21 28	D PC6	PD4	18										34	Ľ	PD0	
РС0 🗆	22 27	D PC5	vss 🗌	19	~ ~	~~ /					~~	~ ~		33		PC7	
PC1 🗆	23 26	□ PC4	l	20				24 2	25 26	327]		29 3	U 31	32 J			
PC2 🗆	24 25	□ PC3		N	TMR0	PGO	PG1		היים מים		PC2	PC3		PC6			
HT48F	R70A-1/HT48	C70-1			RO	. 0		N (, _	2	4	<u>-</u> 0	0)			

HT48R70A-1/HT48C70-1 - 48 SSOP-A

Pin Description

Pin Name	I/O	Options	Description					
PA0~PA7	I/O	Wake-up Pull-high* CMOS or Schmitt Input	Bidirectional 8-bit input/output ports Each bit can be configured as a wake-up input by options. Software instruc- tions determine the CMOS output or Schmitt trigger or CMOS input with or with- out pull high resistor (by options).					
PB0/BZ PB1/BZ PB2~PB7	PB1/BZ I/O I/O or BZ/BZ		Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input pull-high depends on options). The PB0 and PB1 are pin-shared with the BZ and $\overline{\text{BZ}}$, respectively. Once the PB0 and PB1 are selected as buzzer driving outputs, the output signals come rom an internal PFD generator (shared with Timer/Event Counter 0).					
VSS			Negative power supply, ground					
INT	I	_	External interrupt Schmitt trigger without pull high resistor Edge trigger is activated during high to low transition.					
TMR0	I		Schmitt trigger input for Timer/Event Counter 0					
TMR1	Ι		Schmitt trigger input for Timer/Event Counter 1					
PC0~PC7	I/O	Pull-high*	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).					
RES	Ι		Schmitt trigger reset input, active low					
VDD			Positive power supply					



Pin Name	I/O	Options	Description
OSC1 OSC2	н О	Crystal or RC or RTC	OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. These two pins also can be optioned as an RTC oscillator (32768Hz). In this case, the system clock comes from an internal RC oscillator whose fre- quency has 4 options (3.2MHz, 1.6MHz, 800kHz, 400kHz)
PD0~PD7	I/O	Pull-high*	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).
PE0~PE7	I/O	Pull-high*	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).
PF0~PF7	I/O	Pull-high*	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).
PG0~PG7	I/O	Pull-high*	Bidirectional 8-bit input/output ports Software instructions determine the CMOS output or Schmitt trigger input (pull-high depends on options).

Note: * The pull-high resistors of each I/O port (PA, PB, PC, PD, PE, PF, PG) are controlled by an option.

CMOS or Schmitt trigger option of port A is controlled by an option.

Absolute Maximum Ratings

Supply Voltage	V _{SS} –0.3V to V _{SS} +6.0V	Storage Temperature50)°C to 125°C
Input Voltage	V _{SS} –0.3V to V _{DD} +0.3V	Operating Temperature	10°C to 85°C
I _{OL} Total	150mA	I _{OH} Total	–100mA
Total Power Dissipation	500mW		

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Cumb al	Parameter		Test Conditions	Min.	Tun	Max	Unit	
Symbol	Farameter	V_{DD}	Conditions	wiin.	Тур.	Max.	onne	
V		—	f _{SYS} =4MHz	2.2	_	5.5	V	
V _{DD}	Operating Voltage		f _{SYS} =8MHz	3.3	_	5.5	V	
		3V		_	0.6	1.5	mA	
I _{DD1}	Operating Current (Crystal OSC)		No load, f _{SYS} =4MHz		2	4	mA	
	Operating Current (RC OSC)			_	0.8	1.5	mA	
I _{DD2}			No load, f _{SYS} =4MHz	_	2.5	4	mA	
I _{DD3}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =8MHz		4	8	mA	
		3V			_	5	μA	
I _{STB1}	Standby Current (WDT Enabled RTC Off)		No load, system HALT		_	10	μA	
	Standbur Current (WDT Dischlad DTC Off)	3V			_	1	μA	
I _{STB2}	Standby Current (WDT Disabled RTC Off)		No load, system HALT			2	μΑ	

Rev. 2.10

4

Ta=25°C



Cumb al	Parameter		Test Conditions	Min.	Tun	Max.	Unit	
Symbol	Farameter	V_{DD}	Conditions	WIIII.	Тур.	wax.		
1	Standby Current (MDT Dischlad, DTC Or)	3V		_		5	μA	
I _{STB3}	Standby Current (WDT Disabled, RTC On)	5V	No load, system HALT	_		10	μA	
V _{IL1}	Input Low Voltage for I/O Ports	—		0		$0.3V_{DD}$	V	
V _{IH1}	Input High Voltage for I/O Ports	_		$0.7V_{DD}$		V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)	—		0		$0.4V_{DD}$	V	
V _{IH2}	Input High Voltage (RES)	—		$0.9V_{DD}$		V _{DD}	V	
V _{LVR}	Low Voltage Reset	—	enabled	2.7	3.0	3.3	V	
		3V	V _{OL} =0.1V _{DD}	4	8	—	mA	
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	_	mA	
		3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA	
IOH	I/O Port Source Current	5V	V _{OH} =0.9V _{DD}	-5	-10	_	mA	
Р	Dull birk Desisters	3V		20	60	100	kΩ	
R _{PH}	Pull-high Resistance			10	30	50	kΩ	

A.C. Characteristics

Test Conditions Symbol Min. Max. Unit Parameter Тур. V_{DD} Conditions 2.2V~5.5V 400 4000 kHz f_{SYS1} System Clock (Crystal OSC) 3.3V~5.5V 8000 400 ____ kHz 2.2V~5.5V 400 4000 kHz ____ System Clock (RC OSC) f_{SYS2} 3.3V~5.5V 400 8000 kHz ____ 3.2MHz 1800 ____ 5400 kHz 1.6MHz 900 2700 kHz ____ 5V System Clock (Internal RC OSC) f_{SYS3} 800kHz 450 1350 kHz ____ 400kHz 225 675 kHz ____ 2.2V~5.5V 0 4000 kHz ____ **f**_{TIMER} Timer I/P Frequency (TMR) 3.3V~5.5V 0 8000 kHz ____ 3V 45 90 180 ____ μS t_{WDTOSC} Watchdog Oscillator Period 5V 32 65 130 _ μs 3V 11 23 46 ms t_{WDT1} Watchdog Time-out Period (WDT OSC) Without WDT prescaler 5V 8 17 33 ms t_{WDT2} Watchdog Time-out Period (System Clock) Without WDT prescaler 1024 t_{SYS} Watchdog Time-out Period (RTC OSC) Without WDT prescaler 7.812 t_{WDT3} ms ____ _ External Reset Low Pulse Width 1 ____ t_{RES} ____ μs ____ t_{SST} System Start-up Timer Period Wake-up from HALT ____ 1024 t_{SYS} Interrupt Pulse Width 1 t_{INT} ____ ____ μS

Ta=25°C



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupts, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed to the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the current program ROM page.

When a control transfer takes place, an additional dummy cycle is required.

T1 Т3 Τ4 T1 Τ2 System Clock OSC2 (RC only) PC PC PC+1 PC+2 Fetch INST (PC) Execute INST (PC-1) Fetch INST (PC+1) Execute INST (PC) Fetch INST (PC+2) Execute INST (PC+1)

Mode	Program Counter												
Mode	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	0	0	1	1	0	0
Skip					I	Progra	m Cou	unter+2	2				
Loading PCL	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Execution Flow

Program Counter

Note: *12~*0: Program counter bits

S12~S0: Stack register bits

#12~#0: Instruction code bits

@7~@0: PCL bits



Program Memory - ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 8192×16 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt service program. If the \overline{INT} interrupt pin is activated, the interrupt enabled and the stack is not full, the program begins execution at location 004H.

Location 008H


This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

• Location 00CH

This location is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the program memory can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by



the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 16 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

P12~P8: Current program counter bits

Instruction		Table Location												
instruction	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0	
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0	
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0	

Table Location

Note: *12~*0: Table location bits

@7~@0: Table pointer bits

HT48R70A-1/HT48C70-1



If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 16 return addresses are stored).

Data Memory - RAM

The data memory is designed with 255×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (224×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing registers (R0;00H, R1;02H), timer/event 0 higher order byte register (TMR0H;0CH), Timer/Event Counter 0 lower order byte register (TMR0L; 0DH) Timer/Event Counter 0 control register (TMR0C;0EH), Timer/Event Counter 1 higher order byte register (TMR1H;0FH), Timer/Event Counter 1 lower order byte register (TMR1L;10H), Timer/Event Counter 1 control register (TMR1C;11H), program counter lower-order byte register (PCL;06H), memory pointer registers (MP0;01H, MP1;03H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H, PD;18H, PE;1AH, PF;1CH, PG;1EH) and I/O control registers (PAC;13H, PBC;15H, PCC;17H, PDC;19H, PEC;1BH, PFC;1DH, PGC;1FH). The general purpose data memory, addressed from 20H to FFH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0 or MP1).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] ([02H]) will access data memory pointed to by MP0 (MP1). Reading location 00H (02H) itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer registers (MP0 and MP1) are 8-bit registers.

00H	Indirect Addressing Register 0	N
00H 01H	MP0	
01H 02H	Indirect Addressing Register 1	
02H 03H	MP1	
03H 04H	MIE I	
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	WDTS	
0AH	STATUS	
0BH	INTC	
0CH	TMR0H	Special Purpose
0DH	TMR0L	DATA MEMORY
0EH	TMR0C	
0FH	TMR1H	
10H	TMR1L	
11H	TMR1C	
12H	PA	
13H	PAC	
14H	PB	
15H	PBC	
16H	PC	
17H	PCC	
18H	PD	
19H	PDC	
1AH	PE	: Unused
1BH	PEC	Read as "00"
1CH	PF	
1DH	PFC	
1EH	PG	
1FH 20H	PGC	
20H		
	General Purpose	
	DATA MEMORY	
	(224 Bytes)	
FFH		
	RAM Mapping	

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)



- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register - STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the $\overline{\text{INT}}$ and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 5 of INTC), caused by a timer 0 overflow. When the interrupt is enabled, the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

Bit No.	Label	Function
0	С	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by system power-up or executing the "CLR WDT" or HALT instruction. TO is set by a WDT time-out.
6, 7	_	Unused bit, read as "0"

Status (0AH) Register



Bit No.	Label	Function				
0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)				
1	EEI	Controls the external interrupt (1= enabled; 0= disabled)				
2	2 ET0I Controls the Timer/Event Counter 0 interrupt (1= enabled; 0= disabled)					
3	ET1I	ontrols the Timer/Event Counter 1 interrupt (1= enabled; 0= disabled)				
4	EIF	External interrupt request flag (1= active; 0= inactive)				
5	T0F	Internal Timer/Event Counter 0 request flag (1= active; 0= inactive)				
6	T1F	Internal Timer/Event Counter 1 request flag (1= active; 0= inactive)				
7		Unused bit, read as "0"				

INTC (0BH) Register

The internal timer/even counter 1 interrupt is initialized by setting the Timer/Event Counter 1 interrupt request flag (T1F;bit 6 of INTC), caused by a timer 1 overflow. When the interrupt is enabled, the stack is not full and the T1F is set, a subroutine call to location 0CH will occur. The related interrupt request flag (T1F) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


No.	Interrupt Source	Priority	Vector
а	External Interrupt	1	04H
b	Timer/Event Counter 0 Overflow	2	08H
с	Timer/Event Counter 1 Overflow	3	0CH

The Timer/Event Counter 0/1 interrupt request flag (T0F/T1F), external interrupt request flag (EIF), enable Timer/Event Counter 0/1 interrupt bit (ET0I/ET1I), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ET0I and ET1I are used to control the enabling or disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (T0F, T1F, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There are 3 oscillator circuits in the microcontroller.





All of them are designed for system clocks, namely the external RC oscillator, the external Crystal oscillator and the internal RC oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required and the resistance must range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. In stead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required. If the internal RC oscillator is used, the OSC1 and OSC2 can be selected as



32768Hz crystal oscillator (RTC OSC). Also, the frequencies of the internal RC oscillator can be 3.2MHz, 1.6MHz, 800kHz and 400kHz (depends on the options).

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works within a period of approximately $65\mu s$ at 5V. The WDT oscillator can be disabled by options to conserve power.

Watchdog Timer - WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator), RTC clock or instruction clock (system clock divided by 4), determines the options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by options. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation. The RTC clock is enabled only in the internal RC+RTC mode.

Once the internal WDT oscillator (RC oscillator with a period of 65µs at 5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 17ms at 5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.1s at 5V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for users defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) or 32kHz crystal oscillator (RTC OSC) is strongly recommended, since the HALT will stop the system clock.

H146K	/UA-1/H	1480/0-1

704 4/11740070 4

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128


WDTS (09H) Register

The WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the Program Counter and SP are reset to zero. To clear the contents of WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- · All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.



Rev. 2.10

11



The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the reason for chip reset can be determined. The PDF flag is cleared by system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the Program Counter and SP; the others remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 $t_{\mbox{\scriptsize SYS}}$ (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.


To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status. The RTC oscillator still runs in the HALT mode (if the RTC oscillator is enabled).

Reset

There are three ways in which a reset can occur:


- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the Program Counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".



Reset Circuit

Note: Most applications can use the Basic Reset Circuit as shown, however for applications with extensive noise, it is recommended to use the Hi-noise Reset Circuit.



Reset Configuration

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: "u" stands for "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or $\overrightarrow{\text{RES}}$ reset) or the system awakes from the HALT state.

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.



An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or RES reset).

The functional unit chip reset status are shown below.

Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
Stack Pointer	Points to the top of the stack

The states of the registers is summarized in the table.

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR0H	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
TMR0L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
TMR0C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
TMR1H	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
TMR1L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR1C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
Program Counter	000H	000H	000H	000H	000H
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
MP1	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	uuuu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PB	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PCC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PD	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PDC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PE	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PEC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PF	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PFC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PG	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PGC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน

Note: "*" stands for "warm reset"

"u" stands for "unchanged"

"x" stands for "unknown"



Timer/Event Counter

Two timer/event counters (TMR0, TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains an 16-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4 or RTC.

The Timer/Event Counter 1 contains an 16-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4 or RTC.

Using the internal clock sources, there are 2 reference time-bases for Timer/Event Counter 0. The internal clock source can be selected as coming from f_{TID} (can always be optioned) or f_{RTC} (enabled only system oscillator in the Int. RC+RTC mode) by options.

Using the internal clock sources, there are 2 reference time-bases for Timer/Event Counter 1. The internal clock source can be selected as coming from $f_{SYS}/4$ (can always be optioned) or f_{RTC} (enable only the system oscillator in the Int. RC+RTC mode) by options. Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

There are 3 registers related to the Timer/Event Counter 0;TMR0H ([0CH]), TMR0L ([0DH]), TMR0C ([0EH]). Writing TMR0L will only put the written data to an internal lower-order byte buffer (8 bits) and writing TMR0H will transfer the specified data and the contents of the lower-order byte buffer to TMR0H and TMR0L preload registers, respectively. The Timer/Event Counter 1 preload register is changed by each writing TMR0H operations. Reading TMR0H will latch the contents of TMR0H and TMR0L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR0L will read the contents of the lower-order byte buffer. The TMR0C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and active edge.

The Timer/Event Counter 0 can generate PFD signal by using external or internal clock and PFD frequency is determine by the equation $f_{INT}/[2\times(65536-N)]$.

There are 3 registers related to Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H), TMR1C (11H). Writing TMR1L will only put the written data to an internal lower-order byte buffer (8 bits) and writing TMR1H will transfer the specified data and the contents of the lower-order byte buffer to TMR1H and TMR1L preload registers, respectively. The Timer/Event Counter 1

Bit No.	Label	Function
0~2		Unused bit, read as "0"
3	T0E	To define the TMR0 active edge of Timer/Event Counter 0 (0=active on low to high; 1=active on high to low)
4	T0ON	To enable or disable timer 0 counting (0=disabled; 1=enabled)
5		Unused bit, read as "0"
6 7	T0M0 T0M1	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMR0C (0EH) Register

Bit No.	Label	Function
0~2		Unused bit, read as "0"
3	T1E	To define the TMR1 active edge of Timer/Event Counter 1 (0=active on low to high; 1=active on high to low)
4	T1ON	To enable or disable timer 1 counting (0=disabled; 1=enabled)
5		Unused bit, read as "0"
6 7	T1M0 T1M1	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMR1C (11H) Register



preload register is changed by each writing TMR1H operations. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order byte buffer, respectively. Reading the TMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and active edge.


The T0M0, T0M1 (TMR0C), T1M0, T1M1 (TMR1C) bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR0/TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the instruction clock or RTC clock (Timer0/Timer1). The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0/TMR1). The counting is based on the instruction clock or RTC clock (Timer0/Timer1).


In the event count or timer mode, once the Timer/Event Counter 0/1 starts counting, it will count from the current contents in the Timer/Event Counter 0/1 to FFFFH. Once overflow occurs, the counter is reloaded from the Timer/Event Counter 0/1 preload register and generates the interrupt request flag (T0F/T1F; bit 5/6 of INTC) at the same time.

In the pulse width measurement mode with the T0ON/T1ON and T0E/T1E bits equal to one, once the TMR0/TMR1 has received a transient from low to high (or high to low if the T0E/T1E bits is "0") it will start counting until the TMR0/TMR1 returns to the original level and resets the T0ON/T1ON. The measured result will remain in the Timer/Event Counter 0/1 even if the

activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the T0ON/T1ON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the Timer/Event Counter 0/1 starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter 0/1 is reloaded from the Timer/Event Counter 0/1 preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (T0ON: bit 4 of TMR0C; T1ON: bit 4 of TMR1C) should be set to 1. In the pulse width measurement mode, the T0ON/T1ON will be cleared automatically after the measurement cycle is completed. But in the other two modes the T0ON/T1ON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt services.

In the case of Timer/Event Counter 0/1 OFF condition, writing data to the Timer/Event Counter 0/1 preload register will also reload that data to the Timer/Event Counter 0/1. But if the Timer/Event Counter 0/1 is turned on, data written to it will only be kept in the Timer/Event Counter 0/1 preload register. The Timer/Event Counter 0/1 preload register. The Timer/Event Counter 0/1 will still operate until overflow occurs (a Timer/Event Counter 0/1 reloading will occur at the same time). When the Timer/Event Counter 0/1 (reading TMR0/TMR1) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.





Timer/Event Counter 1



Input/Output Ports

There are 56 bidirectional input/output lines in the microcontroller, labeled from PA to PG, which are mapped to the data memory of [12H], [14H], [16H], [18H], [1AH], [1CH] and [1EH] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H, 18H, 1AH, 1CH or 1EH). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC, PEC, PFC, PGC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.


For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H, 19H, 1BH, 1DH and 1FH. After a chip reset, these input/output lines remain at high levels or floating state (depending on the pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H, 18H, 1AH, 1CH or 1EH) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device.

There is a pull-high option available for all I/O lines (port option). Once the pull-high option of an I/O line is selected, the I/O line have pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.

The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$ signal, respectively. If the BZ/ $\overline{\text{BZ}}$ option is selected, the output signal in output mode of PB0/PB1 will be the PFD signal generated by Timer/Event Counter 0 overflow signal. The input mode always remain in its original functions. Once the BZ/ $\overline{\text{BZ}}$ option is selected, the buzzer output signals are controlled by the PB0 data register only.



Input/Output Ports

16



The I/O functions of PB0/PB1 are shown below.

PB0 I/O	I	I	0	0	0	0	0	0	0	0
PB1 I/O	I	0	I	I	Ι	0	0	0	0	0
PB0 Mode	x	x	С	В	В	С	В	В	В	В
PB1 Mode	x	С	x	x	х	С	С	С	В	В
PB0 Data	x	x	D	0	1	D ₀	0	1	0	1
PB1 Data	x	D	x	x	х	D ₁	D	D	x	х
PB0 Pad Status	I	I	D	0	В	D ₀	0	В	0	В
PB1 Pad Status	I	D	I	I	I	D ₁	D	D	0	В

Note: "I" input, "O" output, "D, D₀, D₁" data,


"B" buzzer option, BZ or $\overline{\text{BZ}}$, "x" don't care "C" CMOS output

Low Voltage Reset - LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$, such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V~V_{LVR}) has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform chip reset.



The relationship between V_{DD} and V_{LVR} is shown below.

Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.




Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure proper system functioning.

No.	Options
1	WDT clock source: WDT oscillator or f _{SYS} /4 or RTC oscillator or disable
2	CLRWDT instructions: 1 or 2 instructions
3	Timer/Event Counter 0 clock sources: f _{SYS} /4 or RTCOSC
4	Timer/Event Counter 1 clock sources: f _{SYS} /4 or RTCOSC
5	PA bit wake-up enable or disable
6	PA CMOS or Schmitt input
7	PA, PB, PC, PD, PE, PF, PG pull-high enable or disable (By port)
8	System oscillator Ext. RC, Ext. crystal, Int. RC+RTC
9	Int. RC frequency selection 3.2MHz, 1.6MHz, 800kHz or 400kHz
10	LVR enable or disable
11	BZ/BZ enable or disable



Application Circuits



Note: 1. Crystal/resonator system oscillators

For crystal oscillators, C1 and C2 are only required for some crystal frequencies to ensure oscillation. For resonator applications C1 and C2 are normally required for oscillation to occur. For most applications it is not necessary to add R1. However if the LVR function is disabled, and if it is required to stop the oscillator when VDD falls below its operating range, it is recommended that R1 is added. The values of C1 and C2 should be selected in consultation with the crystal/resonator manufacturer specifications.

2. Reset circuit

The reset circuit resistance and capacitance values should be chosen to ensure that VDD is stable and remains within its operating voltage range before the $\overline{\text{RES}}$ pin reaches a high level. Ensure that the length of the wiring connected to the $\overline{\text{RES}}$ pin is kept as short as possible, to avoid noise interference.

3. For applications where noise may interfere with the reset circuit and for details on the oscillator external components, refer to Application Note HA0075E for more information.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array}$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 ⁽¹⁾	Z Z Z Z Z Z Z Z Z Z Z Z Z
Increment & D	. ,		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RL [m] RLCA [m] RLC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array}$	None C C None C C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 $\sqrt{}$: Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	memory a	nd carry to	o the accu	mulator			
Description	The conte	The contents of the specified data memory, accumulator and the carry flag are added s multaneously, leaving the result in the accumulator.						
Operation	$ACC \leftarrow A$	CC+[m]+0	>					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		—	\checkmark	\checkmark	\checkmark	\checkmark		
ADCM A,[m]	Add the a	ccumulato	or and carr	y to data n	nemory			
Description			-	data mem ult in the sp	-			
Operation	$[m] \gets AC$	C+[m]+C						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
			\checkmark	\checkmark	\checkmark	\checkmark		
ADD A,[m]	Add data	memorv to	o the accu	mulator				
Description		-		data mem	ory and the	e accumul		
·		the accum	-		2			
Operation	$ACC \leftarrow A$	CC+[m]						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			\checkmark	\checkmark	\checkmark	\checkmark		
ADD A,x	Add imme	ediate data	to the ac	cumulator				
Description	The conte accumula		accumulat	or and the	specified	data are a		
Operation	$ACC \leftarrow A$	CC+x						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			\checkmark	\checkmark	\checkmark	\checkmark		
ADDM A,[m]	Add the a	ccumulato	or to the da	ata memor	у			
Description	The contents stored in t		-	data mem	ory and the	e accumul		
Operation	[m] ← AC	C+[m]						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_	\checkmark	\checkmark	\checkmark	\checkmark		

HOLTEK	

AND A,[m]	Logical AND accumulate	or with data mem	nory					
Description	Data in the accumulator eration. The result is sto	-	• •	orm a bitwise logical_AND op				
Operation	ACC ← ACC "AND" [m]							
Affected flag(s)								
	TO PDF (DV Z	AC C					
				-				
AND A,x	Logical AND immediate	data to the accu	mulator					
Description	Data in the accumulator and the specified data perform a bitwise logical_AND operation The result is stored in the accumulator.							
Operation	$ACC \gets ACC \ "AND" \ x$							
Affected flag(s)								
	TO PDF (DV Z	AC C					
		√						
ANDM A,[m]	Logical AND data memo	ory with the accu	mulator					
Description	Data in the specified data eration. The result is sto			orm a bitwise logical_AND op				
Operation	[m] ← ACC "AND" [m]							
Affected flag(s)								
	TO PDF (DV Z	AC C					
		√						
		I	l					
CALL addr	Subroutine call							
Description	program counter increme	ents once to obta indicated addre	in the address of the	at the indicated address. The e next instruction, and pushe Program execution continue				
Operation	Stack \leftarrow Program Count Program Counter \leftarrow add							
Affected flag(s)				_				
	TO PDF (DV Z	AC C					
CLR [m]	Clear data memory							
Description	The contents of the spec	cified data memo	ory are cleared to 0					
Operation	[m] ← 00H							
Affected flag(s)				-				
	TO PDF (DV Z	AC C					
	· · · · · · · · · · · · · · · · · · ·							

23



CLR [m],i Clear bit of data memory Description The bit i of the specified data memory is cleared to 0. Operation [m],i \leftarrow 0 Affected flag(s) TO PDF OV Z AC C CLR WDT Clear Watchdog Timer Description The WDT is cleared (clears the WDT). The power down bit (Pictered. Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 Affected flag(s) Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C	CLR [m].i	Clear bit (of data mo	mony					
Operation [m].i $\leftarrow 0$ Affected flag(s) TO PDF OV Z AC C \Box $ -$ CLR WDT Clear Watchdog Timer The WDT is cleared (clears the WDT). The power down bit (P cleared. Operation WDT \leftarrow 00H PDF and TO $\leftarrow 0$ AG C Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H PDF and TO $\leftarrow 0$ Affected flag(s) To PDF OV Z AC C Operation Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDI or of the PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C Operation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C Operation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C O					memorv is	cleared to	o 0.		
Affected flag(s) \overrightarrow{TO} PDF OV Z AC C \Box \Box \Box \Box \Box \Box \Box CLR WDT Clear Watchdog Timer The WDT is cleared (clears the WDT). The power down bit (P cleared. Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 Affected flag(s) \boxed{TO} PDF OV Z AC C Operation WDT \leftarrow 00H PDF and TO \leftarrow 0 Affected flag(s) \boxed{TO} PDF OV Z AC C $\boxed{0}$ <td>·</td> <td></td> <td></td> <td></td> <td>,,,,,,,, .</td> <td></td> <td></td>	·				,,,,,,,, .				
TOPDFOVZACCCLR WDTClear Watchdog TimerDescriptionThe WDT is cleared (clears the WDT). The power down bit (P cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s) TO PDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*ACC0*0*CLR WDT2Preclear Watchdog TimerTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*ACC00*CLR WDT2Preclear Watchdog Timer Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*ACC00*CPL [m]Complement data memoryComplement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver OperationDescription[m] \leftarrow [m] <t< td=""><td></td><td>[]</td><td></td><td></td><td></td><td></td><td></td></t<>		[]							
DescriptionThe WDT is cleared (clears the WDT). The power down bit (P cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s) TO PDF OVQCLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF ODF and TO \leftarrow 0*OperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDF OVQCLR WDT2Preclear Watchdog Timer DescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the ot		ТО	PDF	OV	Z	AC	С		
DescriptionThe WDT is cleared (clears the WDT). The power down bit (P cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s) TO PDF OVQCLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just see plies this instruction has been executed and the TO and PDOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDF OVQCLR WDT2Preclear Watchdog Timer PDF and TO \leftarrow 0*DescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction wi		_		_	_				
DescriptionThe WDT is cleared (clears the WDT). The power down bit (P cleared.OperationWDT \leftarrow 00H PDF and TO \leftarrow 0Affected flag(s) TO PDFOVZACC C00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC C0'0*CLR WDT2Preclear Watchdog Timer DescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies t									
cleared.Operation $WDT \leftarrow 00H$ PDF and $TO \leftarrow 0$ Affected flag(s) $TO PDF OV Z AC C 0 0 $		-							
PDF and TO $\leftarrow 0$ Affected flag(s) $TO PDF OV Z AC C \\ \hline 0 0 $ CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDI OperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) $TO PDF OV Z AC C \\ \hline 0^* 0^* $	Description		is cleared	(clears the	e vvDT). Tr	ie power o	IOWN DIT (F		
Affected flag(s) TO PDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC0*0*CLR WDT2Preclear Watchdog Timer Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction thas been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACC0*0*CPL [m]Complement data memoryEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vector operation $[m] \leftarrow [m]$ Affected flag(s)TOPDFOVZACC	Operation	$WDT \leftarrow 0$	0H						
TOPDFOVZACC00CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just sel plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H*PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACC0*0*CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H*PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCPL [m]Complement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice of this instruction of a 1 are changed to 0 and vice-vertice of the specified flag(s)TOPDFOVZACC0Pertion[m] \leftarrow [m]Affected flag(s)		PDF and	$TO \leftarrow 0$						
0 0 CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C O* 0* CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C Other potentiation Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verse which previously contained a 1 are changed to 0 and vice-verse which previously contained a 1 are changed to 0 and vice-verse	Affected flag(s)								
CLR WDT1 Preclear Watchdog Timer Description Together with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDD Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDD Operation WDT \leftarrow 00H* PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF and TO $\leftarrow 0^*$ Affected flag(s) TO TO PDF Ov Z AC Qperation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC Operation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C Operation Each bit of the specified data memory is logically complement		ТО	PDF	OV	Z	AC	C		
DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDI OperationOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCCLR WDT2Preclear Watchdog TimerPerclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Complement data memoryCOperationComplement data memoryEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver OperationImplement of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver OperationTOPDFOVZACCOperation[m] \leftarrow [m]Affected flag(s)TOPDFOVZACC		0	0		_	—			
DescriptionTogether with CLR WDT2, clears the WDT. PDF and TO are of this instruction without the other preclear instruction just set plies this instruction has been executed and the TO and PDF OperationOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDF OVZCLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s) TO PDFOVZACCPL [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver Operation(m) \leftarrow (m]Affected flag(s)TOPDFOVZACC0*Operation[m] \leftarrow [m]Affected flag(s)TOTOPDFOVZAffected flag(s)TOPDFOVZAffected flag(s)	CLR WDT1	Preclear \	Natchdog	Timer					
plies this instruction has been executed and the TO and PDIOperation $WDT \leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV ZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACC CPL [m] Complement data memoryComplement data memoryDescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vector of the specified flag(s)TOPDFOVZACCTOPDFOVZACC TO PDFOVZACC	Description		-		ars the WE	DT. PDF ai	nd TO are		
Operation $WDT \leftarrow 00H^*$ PDF and $TO \leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C 0^* 0^* $ -$ CLR WDT2 Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDIOperationWDT $\leftarrow 00H^*$ PDF and $TO \leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C 0^* 0^* $ -$ CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-ver Which previously contained a 1 are changed to 0 and vice-ver Mich previously contained a 1 are changed to 0 and vice-ver Mich previously contained a 1 are changed to 0 and vice-verOperation $[m] \leftarrow [m]$ TO PDF OV Z AC C					-		-		
PDF and TO $\leftarrow 0^*$ Affected flag(s)TOPDFOVZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDDOperationWDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s)CPL [m]Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very operation[m] $\leftarrow [\overline{m}]$ Affected flag(s)TOPDFOVZACC TO PDFOVZACC	One and the re			has been	executed	and the T	O and PD		
Affected flag(s) TO PDF OV Z AC C 0^* 0^* - - - - - CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT \leftarrow 00H* PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C OP 0* - - - - - - CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-verse which previously contained a 1 are changed to 0 and vice-verse which previously contained a 1 are changed to 0 and vice-verse which previously contained a 1 are changed to 0 and vice-verse which flag(s) TO PDF OV Z AC C	Operation								
TOPDFOVZACC 0^* 0^* $ -$ CLR WDT2Preclear Watchdog TimerDescriptionTogether with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDFOperationWDT \leftarrow 00H* PDF and TO \leftarrow 0*Affected flag(s)TOPDFOVZACCCPL [m]Complement data memory bescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vec OperationTOPDFOVZACC TO PDFOVZACC TO	Affected flag(s)								
CLR WDT2 Preclear Watchdog Timer Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDF Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vertice which freeviously contained a 1 are changed to 0 and vice-vertice flag(s) TO PDF OV Z AC C Operation [m] \leftarrow [m] Affected flag(s) TO PDF OV Z AC C		то	PDF	OV	Z	AC	С		
Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very which previously contained a 1 are changed to 0 and vice-very operation Image: TO PDF OV Z AC C Mfected flag(s) TO PDF OV Z AC C C Operation Image: Too perform Too pe		0*	0*			_			
Description Together with CLR WDT1, clears the WDT. PDF and TO are of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDI Operation WDT $\leftarrow 00H^*$ PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very which previously contained a 1 are changed to 0 and vice-very operation Image: TO PDF OV Z AC C Mfected flag(s) TO PDF OV Z AC C C Operation Image: Too perform Too pe									
of this instruction without the other preclear instruction, sets plies this instruction has been executed and the TO and PDD Operation WDT \leftarrow 00H* PDF and TO \leftarrow 0* Affected flag(s) TO PDF OV Z AC C O* 0* CPL [m] Complement data memory Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vert which previously contained a 1 are changed to 0 and vice-vert of the specified flag(s) TO PDF OV Z AC C TO PDF OV Z AC C	CLR WDT2		-						
$\begin{array}{c c} \mbox{plies this instruction has been executed and the TO and PDI operation} & WDT \leftarrow 00H^* \\ WDT \leftarrow 00H^* \\ PDF and TO \leftarrow 0^* \end{array}$	Description	-							
PDF and TO $\leftarrow 0^*$ Affected flag(s) TO PDF OV Z AC C 0* 0* - - - - CPL [m] Complement data memory Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very Operation [m] \leftarrow [m] Affected flag(s) TO PDF OV Z AC C					-				
Affected flag(s) TO PDF OV Z AC C 0^* 0^* $ -$ CPL [m] Complement data memory Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very Operation [m] \leftarrow [m] Affected flag(s) TO PDF OV Z AC C	Operation	WDT \leftarrow 0	0H*						
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		PDF and	*0 → OT						
0^* 0^*	Affected flag(s)								
CPL [m] Complement data memory Description Each bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-very Operation [m] ← [m] Affected flag(s) TO PDF OV Z AC C		ТО	PDF	OV	Z	AC	С		
DescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vectorOperation $[m] \leftarrow [m]$ Affected flag(s)TOTOPDFOVZACC		0*	0*	—		—	—		
DescriptionEach bit of the specified data memory is logically complement which previously contained a 1 are changed to 0 and vice-vectorOperation $[m] \leftarrow [m]$ Affected flag(s)TOTOPDFOVZACC	CPI [m]	Complem	ent data n	nemory					
$\begin{array}{c} \mbox{which previously contained a 1 are changed to 0 and vice-velocity} \\ \mbox{Operation} & [m] \leftarrow [\overline{m}] \\ \mbox{Affected flag(s)} & \hline \mbox{TO} & \mbox{PDF} & \mbox{OV} & \mbox{Z} & \mbox{AC} & \mbox{C} \\ \hline \end{array}$				-	memory is	s logically	complem		
Affected flag(s)	2000.1910.1					• •			
TO PDF OV Z AC C	Operation	$[m] \leftarrow [\overline{m}]$							
	Affected flag(s)								
		то	PDF	OV	Z	AC	С		
		_	_	_		_			

24

CPLA [m]	Complem	ent data n	nemory an	id place re	sult in the	accumula	tor		
Description	Complement data memory and place result in the accumulator Each bit of the specified data memory is logically complemented (1's complement). Bi which previously contained a 1 are changed to 0 and vice-versa. The complemented resu is stored in the accumulator and the contents of the data memory remain unchanged.								
o "	_	_	umulator a	nd the cor	ntents of th	ne data me	mory remain unchanged.		
Operation	$ACC \leftarrow [n]$	n]							
Affected flag(s)			<u></u>				1		
	ТО	PDF	OV	Z	AC	С	-		
				\checkmark	_				
DAA [m]	Decimal-A	Adjust acc	umulator f	or additior	ı				
Description	The accur	nulator va	lue is adju	sted to the	BCD (Bina	ary Coded	Decimal) code. The accum		
	justment is carry (AC	s done by or C) is se	adding 6 t t; otherwis	o the origi the origi	nal value i nal value r	f the origin	s greater than 9. The BCD a al value is greater than 9 o ichanged. The result is stor ted.		
Operation	If ACC.3~	ACC.0 >9	or AC=1						
	then [m].3	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC}							
	else [m].3	~[m].0 ←	(ACC.3~A	CC.0), AC	21=0				
	and If ACC.7~	ACC 4+A	C1 >9 or (C=1					
	then [m].7				C1,C=1				
	else [m].7	~[m].4 ←	ACC.7~A	CC.4+AC1	,C=C,				
Affected flag(s)							7		
	ТО	PDF	OV	Z	AC	С	-		
		_	—	_	_	\checkmark			
DEC [m]	Decremer	nt data me	morv						
Description	Data in th		-	morv is de	cremente	d bv 1.			
Operation	[m] ← [m]			5		5			
Affected flag(s)	[] · []								
	то	PDF	OV	Z	AC	С]		
							-		
				,]		
DECA [m]	Decremer	nt data me	mory and	place res	ult in the a	ccumulato	r		
Description	Data in the tor. The co	-		-		-	ng the result in the accumul		
Operation	$ACC \leftarrow [n]$	n]—1							
Affected flag(s)							г		
Allected llag(s)									
Allected hag(s)	ТО	PDF	OV	Z	AC	С	-		



HALT	Enter power down n	node						
Description	This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PDF) is set and the WDT time-out bit (TO) is cleared.							
Operation	Program Counter \leftarrow Program Counter+1 PDF \leftarrow 1 TO \leftarrow 0							
Affected flag(s)								
	TO PDF	OV	Z	AC	С			
	0 1	—		_				
INC [m]	Increment data men	nory						
Description	Data in the specified	d data men	nory is inc	remented	by 1			
Operation	[m] ← [m]+1							
Affected flag(s)								
	TO PDF	OV	Z	AC	С			
			\checkmark	_				
INCA [m]	Increment data men	nory and pl	lace result	in the ac	cumulator			
Description		l data mem	ory is incr	emented b	oy 1, leavir	g the result in the ac	cumula-	
Operation	ACC ← [m]+1							
Affected flag(s)								
	TO PDF	OV	Z	AC	С			
			\checkmark					
JMP addr	Directly jump							
Description	The program counte control is passed to	-		ne directly	-specified	address unconditiona	ally, and	
Operation	Program Counter ←	addr						
Affected flag(s)								
	TO PDF	OV	Z	AC	С			
		—		_				
MOV A,[m]	Move data memory	to the accu	umulator					
Description	The contents of the	specified d	lata memo	ory are co	pied to the	accumulator.		
Operation	$ACC \gets [m]$							
Affected flag(s)								
	TO PDF	OV	Z	AC	С			
			_	_				
	L	I						



HT48R70A-1/HT48C70-1

MOV A,x						4400000		
Description	The 8-bit	data spec	ified by the	e code is lo	baded into	the accur	nulator.	
Operation	$ACC \leftarrow x$							
Affected flag(s)							1	
	то	PDF	OV	Z	AC	С		
		_	_	_	_	—		
MOV [m],A	Move the	accumula	tor to data	memory				
Description	The contents of the accumulator are copied to the specified data memory (one of the data memories).							
Operation	[m] ←ACC	C						
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
				_		_		
NOP	No operat	ion						
Description	No operat	ion is per	formed. E>	ecution co	ontinues w	vith the nex	t instruction.	
Operation	Program (Counter ←	- Program	Counter+	1			
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
				1				
	_			_	_	—		
OR A,[m]	Logical O	R accumu	lator with	data mem	ory			
	Data in th	e accumu	lator and t	he specifi	ed data m	• •	e of the data mem	ories) pe
Description	Data in th form a bity	e accumu wise logic	lator and t al_OR ope	he specifi	ed data m	• •	e of the data mem he accumulator.	ories) pe
Description	Data in th	e accumu wise logic	lator and t al_OR ope	he specifi	ed data m	• •		ories) pe
Description	Data in th form a bity	e accumu wise logic	lator and t al_OR ope	he specifi	ed data m	• •		ories) pe
Description	Data in th form a bity ACC \leftarrow A	e accumu wise logic CC "OR"	lator and t al_OR ope [m]	he specifi eration. Th	ed data m e result is	stored in t		ories) pe
Description Operation Affected flag(s)	Data in th form a bitv ACC ← A TO	e accumu wise logic CC "OR" PDF 	lator and t al_OR ope [m]	he specifi eration. Th Z √	AC	stored in t		ories) pe
Description Operation Affected flag(s) OR A,x	Data in th form a bity $ACC \leftarrow A$ TO Logical OI Data in th	e accumu wise logic CC "OR" PDF 	lator and t al_OR ope [m] OV 	he specifie ration. Th Z √ the accur the specifi	AC	C		
Description Operation Affected flag(s) OR A,x Description	Data in th form a bity $ACC \leftarrow A$ TO Logical Ol Data in th The result	e accumu wise logic CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to ulator and in the acc	he specifie ration. Th Z √ the accur the specifi	AC	C	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation	Data in th form a bity $ACC \leftarrow A$ TO Logical OI Data in th	e accumu wise logic CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to ulator and in the acc	he specifie ration. Th Z √ the accur the specifi	AC	C	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation	Data in th form a bity $ACC \leftarrow A$ TO Logical Ol Data in th The result	e accumu wise logic CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to ulator and in the acc	he specifie ration. Th Z √ the accur the specifi	AC	C	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation	Data in th form a bity $ACC \leftarrow A$ TO Logical OI Data in th The result $ACC \leftarrow A$	e accumu wise logic CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to ilator and in the acc x	the specific ration. Th Z √ the accur the specific umulator.	AC AC nulator ied data p	C C erform a b	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in th form a bity $ACC \leftarrow A$ TO Logical OI Data in th The result $ACC \leftarrow A$	e accumu wise logic CC ″OR″ PDF 	lator and t al_OR ope [m] OV ate data to ilator and in the acc x OV	the specific ration. Th Z √ the accur the specific umulator. Z √	AC AC Mulator Mulator AC AC AC	C C erform a b	he accumulator.	
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s)	Data in th form a bity $ACC \leftarrow A$ TO Logical OI Data in th The result $ACC \leftarrow A$ TO TO Logical OI Data in th	e accumu wise logic CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to ilator and in the acc x OV OV emory with semory (or	the specific ration. The specific the accur the specific umulator. Z the accur the accur the accur	AC A	C C erform a b C C C ories) and	he accumulator.	operatio
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in th form a bity $ACC \leftarrow A$ TO Data in th The result $ACC \leftarrow A$ TO TO Logical OI Data in th the result $ACC \leftarrow A$	e accumu wise logic CC "OR" PDF — R immedi. e accumu : is stored CC "OR" PDF — R data me ne data m gical_OR	Iator and t al_OR ope [m] OV ate data to ilator and in the acc x OV emory with remory (or operation.	the specific ration. The specific the accur the specific umulator. Z the accur the accur the accur	AC A	c C erform a b	he accumulator.	operatio
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in th form a bity $ACC \leftarrow A$ TO Logical OI Data in th The result $ACC \leftarrow A$ TO TO Logical OI Data in th	e accumu wise logic CC "OR" PDF — R immedi. e accumu : is stored CC "OR" PDF — R data me ne data m gical_OR	Iator and t al_OR ope [m] OV ate data to ilator and in the acc x OV emory with remory (or operation.	the specific ration. The specific the accur the specific umulator. Z the accur the accur the accur	AC A	C C erform a b C C C ories) and	he accumulator.	operatio
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in th form a bitward ACC \leftarrow A TO Data in th The result ACC \leftarrow A TO TO Logical OI Data in th bitwise log [m] \leftarrow ACC	e accumu wise logic CC "OR" PDF 	lator and t al_OR ope [m] OV ate data to ilator and in the acc x OV emory with eemory (or operation. a]	the specific ration. The specific the accur the specific umulator. Z the accur the accur the accur the result	AC A	C C erform a b C C ories) and in the data	he accumulator.	operatio
OR A,[m] Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation Affected flag(s)	Data in th form a bitwing ACC \leftarrow A TO Data in th The result ACC \leftarrow A TO TO Data in th Logical OI Data in th bitwise log	e accumu wise logic CC "OR" PDF — R immedi. e accumu : is stored CC "OR" PDF — R data me ne data m gical_OR	Iator and t al_OR ope [m] OV ate data to ilator and in the acc x OV emory with remory (or operation.	the specific ration. The specific the accur the specific umulator. Z the accur the accur the accur	AC A	C C erform a b C C C ories) and	he accumulator.	operation

Rev. 2.10

27



HT48R70A-1/HT48C70-1

RET	Return from subroutine							
Description	The program counter is restored from the stack. This is a 2-o							
Operation	Program Counter ← Stack							
Affected flag(s)								
	TO PDF OV Z AC C							
RET A,x	Return and place immediate data in the accumulator							
Description	The program counter is restored from the stack and the accumulator loaded with the sp fied 8-bit immediate data.							
Operation	Program Counter ← Stack							
Affected flag(s)	$ACC \leftarrow x$							
Allected liag(s)	TO PDF OV Z AC C							
RETI	Return from interrupt							
Description	The program counter is restored from the stack, and interrup EMI bit. EMI is the enable master (global) interrupt bit.							
Operation	Program Counter ← Stack							
	EMI ← 1							
Affected flag(s)	[
	TO PDF OV Z AC C							
RL [m]	Rotate data memory left							
Description	The contents of the specified data memory are rotated 1 bit lef							
Operation	$[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$							
	[m].0 ← [m].7							
Affected flag(s)	[
	TO PDF OV Z AC C							
RLA [m]	Rotate data memory left and place result in the accumulator							
Description	Data in the specified data memory is rotated 1 bit left with bit 7 rotated result in the accumulator. The contents of the data m							
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7							
Affected flag(s)								
	TO PDF OV Z AC C							



RLC [m]	Rotate data memory left through carry						
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit places the carry bit; the original carry flag is rotated into the bit 0 position.						
Operation	[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 \leftarrow C C \leftarrow [m].7						
Affected flag(s)							
	TO PDF OV Z AC C √						
RLCA [m]	Rotate left through carry and place result in the accumulator						
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replace: carry bit and the original carry flag is rotated into bit 0 position. The rotated result is st in the accumulator but the contents of the data memory remain unchanged.						
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C						
Affected flag(s)	C ← [m].7						
/ meeted hag(s)	TO PDF OV Z AC C						
RR [m]	Rotate data memory right						
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bi						
Operation	[m].i ← [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 ← [m].0						
Affected flag(s)							
	TO PDF OV Z AC C						
	Rotate right and place result in the accumulator						
RRA [m] Description	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le the rotated result in the accumulator. The contents of the data memory remain unchar						
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le						
	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le the rotated result in the accumulator. The contents of the data memory remain unchar ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)						
Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le the rotated result in the accumulator. The contents of the data memory remain unchar ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)						
Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le the rotated result in the accumulator. The contents of the data memory remain unchar ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0						
Description Operation Affected flag(s)	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le the rotated result in the accumulator. The contents of the data memory remain unchar ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C — — — — —						
Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le the rotated result in the accumulator. The contents of the data memory remain unchar ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C						
Description Operation Affected flag(s) RRC [m] Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le the rotated result in the accumulator. The contents of the data memory remain unchar ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C 						
Description Operation Affected flag(s)	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le the rotated result in the accumulator. The contents of the data memory remain unchar ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C 						
Description Operation Affected flag(s) RRC [m] Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le the rotated result in the accumulator. The contents of the data memory remain unchar ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C 						
Description Operation Affected flag(s) RRC [m] Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le the rotated result in the accumulator. The contents of the data memory remain unchar ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C 						
Description Operation Affected flag(s) RRC [m] Description Operation	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, le the rotated result in the accumulator. The contents of the data memory remain unchar ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TO PDF OV Z AC C 						

HOLTEK						111401	R70A-1/HT48C7	0-1
RRCA [m]	Rotate rig	ht through	carry and	place res	ult in the a	ccumulat	or	
Description	Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replace the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.							
Operation	ACC.i ← ACC.7 ← C ← [m].0	С	m].i:bit i of	the data i	memory (i=	=0~6)		
Affected flag(s)								
	то	PDF	OV	Z	AC	С	_	
	_	—	—	_	_	\checkmark		
SBC A,[m]	Subtract of	lata memo	orv and car	rv from th	e accumu	ator		
Description	The conte	ents of the	specified c	lata memo		e complen	nent of the carry flag are nulator.	sub
Operation	$ACC \leftarrow A$	CC+[m]+C	;					
Affected flag(s)	[7	
	ТО	PDF	OV	Z	AC	С	-	
	—	—		\checkmark	V			
SBCM A,[m]	Subtract of	lata memo	ory and car	ry from th	e accumu	ator		
Description			-		ory and the e result in	-	nent of the carry flag are nemory.	sub
Operation	$[m] \leftarrow AC$	C+[m]+C						
Affected flag(s)								
5(1)							7	
	ТО	PDF	OV	Z	AC	С]	
	то —	PDF	OV √	Z √	AC √	C √]	
		PDF —	\checkmark	\checkmark				
SDZ [m]	Skip if dee The conter instruction instruction	crement da ints of the s n is skipped n executior	√ ata memor specified d d. If the res n, is discard	√ y is 0 ata memo sult is 0, th ded and a	√ ry are decr ne following	√ remented g instructio cle is repla	by 1. If the result is 0, the on, fetched during the cur aced to get the proper ins (1 cycle).	rren
SDZ [m] Description	Skip if dee The conte instructior instructior tion (2 cyc	crement da ints of the s n is skipped n executior	√ ata memor specified da d. If the res n, is discard rwise proc	√ y is 0 ata memo sult is 0, th ded and a ceed with t	√ ry are decr ne following dummy cy	√ remented g instructio cle is repla	on, fetched during the cu aced to get the proper ins	rren
SDZ [m] Description Operation	Skip if dee The conte instructior instructior tion (2 cyc	crement da nts of the s n is skipped n executior cles). Othe	√ ata memor specified da d. If the res n, is discard rwise proc	√ y is 0 ata memo sult is 0, th ded and a ceed with t	√ ry are decr ne following dummy cy	√ remented g instructio cle is repla	on, fetched during the cu aced to get the proper ins	rren
SDZ [m] Description Operation	Skip if dee The conte instructior instructior tion (2 cyc	crement da nts of the s n is skipped n executior cles). Othe	√ ata memor specified da d. If the res n, is discard rwise proc	√ y is 0 ata memo sult is 0, th ded and a ceed with t	√ ry are decr ne following dummy cy	√ remented g instructio cle is repla	on, fetched during the cu aced to get the proper ins	rren
SDZ [m] Description Operation	Skip if dee The conte instructior instructior tion (2 cyc Skip if ([m	crement da nts of the s n is skipped n executior cles). Othe n]–1)=0, [m	 ata memor specified da d. If the res n, is discard rwise proc] \leftarrow ([m]-7	y is 0 ata memo sult is 0, th ded and a seed with t	√ ry are decr the following dummy cy the next in	√ remented g instructio cle is repla struction (on, fetched during the cu aced to get the proper ins	rren
SDZ [m] Description Operation Affected flag(s) SDZA [m]	Skip if dee The conter instruction instruction tion (2 cyc Skip if ([m TO 	crement da nts of the s n is skipper n execution cles). Othe n]–1)=0, [m PDF	√ ata memor specified d. d. If the res n, is discard rwise proc] ← ([m]–^ OV	√ y is 0 ata memo sult is 0, th ded and a ceed with t 1) Z	√ ry are decr the following dummy cy the next in	√ remented g instructio cle is repla struction (C 	on, fetched during the cu aced to get the proper ins	rren
SDZ [m] Description Operation Affected flag(s)	Skip if dee The conter instruction instruction tion (2 cyc Skip if ([m TO 	crement da nts of the s n is skipped n execution cles). Othe n]-1)=0, [m PDF 	√ ata memor specified di d. If the res rwise proc or ([m]-7 OV 	√ y is 0 ata memo sult is 0, th ded and a ceed with the the ceed with the ceed with the ceed with the the the the the the the the	ry are decr the following dummy cy the next in AC 	vemented g instruction cle is repla struction (C C 	on, fetched during the cu aced to get the proper ins	rren truc nex nain: ctioi
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if dee The conter instruction instruction tion (2 cyc Skip if ([m TO 	crement da nts of the s n is skipped n execution cles). Othe n]-1)=0, [m PDF 	 ata memor specified d. d. If the res n, is discard rwise proc l] ← ([m]– ² OV OV mory and specified d. d. The resu sult is 0, the led and a c ceed with	√ y is 0 ata memo sult is 0, th ded and a seed with th 1) Z place resu ata memo ilt is stored e following dummy cy the next in	ry are decr the following dummy cy the next in AC 	vemented g instruction cle is repla struction (C C 	by 1. If the result is 0, the but the data memory rem	rren truc nex nain: ctioi
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if dee The conter instruction instruction tion (2 cyc Skip if ([m TO 	crement da nts of the s n is skipped n execution cles). Othe n]–1)=0, [m PDF 	 ata memor specified d. d. If the res n, is discard rwise proc l] ← ([m]– ² OV OV mory and specified d. d. The resu sult is 0, the led and a c ceed with	√ y is 0 ata memo sult is 0, th ded and a seed with th 1) Z place resu ata memo ilt is stored e following dummy cy the next in	ry are decr the following dummy cy the next in AC 	vemented g instruction cle is repla struction (C C 	by 1. If the result is 0, the but the data memory rem	rren truc nex nain: ctioi
SDZ [m] Description Operation Affected flag(s)	Skip if dee The conter instruction instruction tion (2 cyc Skip if ([m TO 	crement da nts of the s n is skipped n execution cles). Othe n]–1)=0, [m PDF 	 ata memor specified d. d. If the res n, is discard rwise proc l] ← ([m]– ² OV OV mory and specified d. d. The resu sult is 0, the led and a c ceed with	√ y is 0 ata memo sult is 0, th ded and a seed with th 1) Z place resu ata memo ilt is stored e following dummy cy the next in	ry are decr the following dummy cy the next in AC 	vemented g instruction cle is repla struction (C C 	by 1. If the result is 0, the but the data memory rem	rren truc nex nain: ctioi

Downloaded from $\underline{Elcodis.com}$ electronic components distributor



SET [m]	Set data	memory						
Description	Each bit o	of the spec	ified data	memory is	set to 1.			
Operation	$[m] \leftarrow FFH$							
Affected flag(s)							1	
	ТО	PDF	OV	Z	AC	С		
	_		—		—	—		
SET [m]. i	Set bit of	data mem	ory					
Description	Bit i of the	e specified	data mem	nory is set	to 1.			
Operation	[m].i ← 1							
Affected flag(s)							1	
	ТО	PDF	OV	Z	AC	С	-	
	_					—		
SIZ [m]	Skip if ind	rement da	ita memor	y is 0				
Description			-		-		by 1. If the result is 0, the fol-	
	0			0			(ecution, is discarded and a les). Otherwise proceed with	
	2	nstruction	0	et the prop			les). Otherwise proceed with	
Operation	Skip if ([n	n]+1)=0, [n	n] ← ([m]+	1)				
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
	_	_		_				
		1	1	1	1	1	1	
SIZA [m]			nory and p					
Description			-		-		by 1. If the result is 0, the next ulator. The data memory re-	
							fetched during the current in-	
							replaced to get the proper	
					d with the	next instru	uction (1 cycle).	
Operation	Skip if ([n	1]+1)=0, A	CC ← ([m]	+1)				
Affected flag(s)	то	PDF	OV	Z	AC	С]	
	10	FDF	00	2	AC	C		
		_	_			_	J	
SNZ [m].i	Skip if bit	i of the da	ta memory	y is not 0				
Description		-		-			n is skipped. If bit i of the data	
	-		-			-	current instruction execution, instruction (2 cycles). Other-	
			he next ins		•			
Operation	Skip if [m].i≠0						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_	_	_				
							,	

HOLTEK	

SUB A,[m] Description	Subtract data memory from the accumulator The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.						
Operation	$ACC \leftarrow ACC+[m]+1$						
Affected flag(s)	TO PDF OV Z AC C						
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
SUBM A,[m]	Subtract data memory from the accumulator						
Description	The specified data memory is subtracted from the contents of the accumulator, leaving t result in the data memory.						
Operation	$[m] \leftarrow ACC + [\overline{m}] + 1$						
Affected flag(s)							
	TO PDF OV Z AC C						
	Subtract immediate data from the accumulator						
SUB A,x Description	The immediate data specified by the code is subtracted from the contents of the accumula-						
Description	tor, leaving the result in the accumulator.						
Operation	$ACC \leftarrow ACC + \bar{x} + 1$						
Affected flag(s)							
	TO PDF OV Z AC C						
SWAP [m]	Swap nibbles within the data memory						
Description	The low-order and high-order nibbles of the specified data memory (1 of the data memo- ries) are interchanged.						
Operation	[m].3~[m].0 ↔ [m].7~[m].4						
Affected flag(s)							
	TO PDF OV Z AC C						
SWAPA [m]	Swap data memory and place result in the accumulator						
Description	The low-order and high-order nibbles of the specified data memory are interchanged, writ-						
Oneration	ing the result to the accumulator. The contents of the data memory remain unchanged.						
Operation	ACC.3~ACC.0 ← [m].7~[m].4 ACC.7~ACC.4 ← [m].3~[m].0						
Affected flag(s)							
	TO PDF OV Z AC C						



SZ [m]	Skip if data memory is 0		
Description	If the contents of the specified data memory are 0, the following instruction, fet	ched during	
	the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).		
Operation	Skip if [m]=0	,	
Affected flag(s)			
	TO PDF OV Z AC C		
SZA [m]	Move data memory to ACC, skip if 0		
Description	The contents of the specified data memory are copied to the accumulator. If the	e contents is	
	0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).		
Operation	Skip if [m]=0		
Affected flag(s)			
	TO PDF OV Z AC C		
SZ [m].i	Skip if bit i of the data memory is 0		
Description	If bit i of the specified data memory is 0, the following instruction, fetched during	g the current	
	instruction execution, is discarded and a dummy cycle is replaced to get the pro	oper instruc-	
Onemation	tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).		
Operation	Skip if [m].i=0		
Affected flag(s)			
	TO PDF OV Z AC C		
TABRDC [m]	Move the ROM code (current page) to TBLH and data memory		
Description	The low byte of ROM code (current page) addressed by the table pointer (TBL to the specified data memory and the high byte transferred to TBLH directly.	P) is moved	
Operation	[m] ← ROM code (low byte) TBLH ← ROM code (high byte)		
Affected flag(s)			
	TO PDF OV Z AC C		
TABRDL [m]	Move the ROM code (last page) to TBLH and data memory		
Description	The low byte of ROM code (last page) addressed by the table pointer (TBLP) the data memory and the high byte transferred to TBLH directly.	is moved to	
Operation	$[m] \leftarrow ROM code (low byte)$		
	TBLH \leftarrow ROM code (high byte)		
Affected flag(s)			
	TO PDF OV Z AC C		

HOLTEK	


XOR A,[m]	Logical X	OR accum	ulator with	n data men	nory		
Description				the indicate sult is store			form a bitwise logical Exclu- or.
Operation	$ACC \leftarrow A$	CC "XOR	" [m]				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_		\checkmark	_		
XORM A,[m]	Logical X	OR data n	nemory wit	the accu	imulator		
Description				2		•	form a bitwise logical Exclu- The 0 flag is affected.
Operation	[m] ← AC	C "XOR"	[m]				
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
		_		\checkmark	_		
XOR A,x	Logical X	OR immed	liate data t	to the accu	imulator		
Description				e specified the accun			rise logical Exclusive_OR op- affected.
Operation	$ACC \leftarrow A$	CC "XOR	″ x				
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
	_	_	_	\checkmark			

34



Package Information


48-pin SSOP (300mil) Outline Dimensions



Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
A	395	—	420		
В	291	—	299		
С	8	—	12		
C′	613	_	637		
D	85	_	99		
E	_	25	_		
F	4	_	10		
G	25		35		
н	4		12		
α	0°		8°		



64-pin QFP (14×20) Outline Dimensions




Symbol	Dimensions in mm				
Symbol	Min. Nom.		Max.		
A	18.80	—	19.20		
В	13.90	—	14.10		
С	24.80	_	25.20		
D	19.90	_	20.10		
E	_	1	_		
F	_	0.40	_		
G	2.50	_	3.10		
Н	_	_	3.40		
I	_	0.10	_		
J	1.15	_	1.45		
К	0.10		0.20		
α	0°	—	7 °		



Product Tape and Reel Specifications

Reel Dimensions




SSOP 48W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	100±0.1
с	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	32.2+0.3 0.2
T2	Reel Thickness	38.2±0.2



Carrier Tape Dimensions



SSOP 48W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	32.0±0.3
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	14.2±0.1
D	Perforation Diameter	2.0 Min.
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	12.0±0.1
В0	Cavity Width	16.20±0.1
K1	Cavity Depth	2.4±0.1
K2	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	25.5



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office) 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 86-21-6485-5560 Fax: 86-21-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722

Holtek Semiconductor Inc. (Beijing Sales Office) Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752

Fax: 86-10-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office)

709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 86-28-6653-6590 Fax: 86-28-6653-6591

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2007 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

39