CXA1201M/Q

VCR Image I/O Signal Processing

Description

CXA1201 is an IC developed for the VIDEO, AGC, and IN/OUT processes of the VCR. A combination with CXA1200 permits consistent Y/C main signal processing with a 8 mm video.

Features

- · Single power supply operatition 5V.
- Reduced external parts by containing the AGC time constant.
- · Accommodation to BUS LINE.
- · Compatible to any VCR format.

Functions

- INPUT-Select-SW
- VIDEO-AGC AMP
- SYNC SEPARATOR
- DDS (Y singal superimpose circuit)
- JOG and PCM after-recording applicable.
- VIDEO output buffer
- 75Ω VIDEO-OUT driver
- · AGC OFF 2dB Amplifier
- BUS LINE input and serial data output.
- 4.2V built-in regulator

Structure


Bipolar silicon monolithic IC

Absolute Maximum Ratings (Ta=25°C)

•	Supply voltage	Vcc		7		V
•	Operating temperature	Topr	-10	to	+75	°C
•	Storage temperature	Tstg	-55	to	+150	°C
•	Allowable power	Po		930		mV
	dissipation (When mount	ed on th	e boa	rd)		


Recommended Operating Conditions (Ta=25°C)

 Supply voltage 	Vcc	5 ±	0.25	V
------------------------------------	-----	-----	------	---




Block Diagram and Pin Configuration

CXA1201M



CXA1201Q



Pin Description

() indicates the pin number of CXA1201Q. Vcc =5V, $Ta=25^{\circ}C$

No.	Symbol	Voltage	Equivalent Circuit	Description
1 (30)	IREF	2.1V D.C.	Vaca Vaca Vaca Vaca Vaca Vaca Vaca Vaca	1/2 potential of VREG. The internal reference current is made by attaching a resistor externally.
2 (31)	IN 3	Video signal input (0.5Vp-p)	V Q Q Q Q Q Q Q Q Q Q Q Q	Video signal input pin by diode clamp.
3 (32)	AGC TC	Open emitter	V., O.	AGC time constant pin.
4 (1)	REC L	2.0V center	VAREA \$ 22 k \$ 40 k \$ 20 k \$ 10 k \$ 20 k	0 dB level adjusting pin for REC.
5 (2)	PB IN	Video signal input (0.5Vp-p)	V*** GND	Video signal input pin by diode clamp (input for PB).
6 (3)	PB L	2.0V center	O VAEE \$ 22 k \$ 40 k \$ 20 k \$ 3	O dB level adjusting pin for REC (adjustment for PB).

No.	Symbol	Voltage	Equivalent Circuit	Description
7 (4)	RF MOUT	Video signal input (1Vp-p)*	Vec gnd	Output pin to RF MOD IC.
8 (5)	JOG V	Pulse input 5v 0v (VTH: 1.7V)	* (S)	Pin that inputs the dummy V signal upon playback at a changed speed. MOTE AFREC 1 1 1
9 (6)	INV IN	Video signal input (1Vp-p)	Voca (Special Control	Inversion input pin for V sag calibration of the VIDEO OUT 75Ω driver.
10 (7)	GND 2			GND for the VIDEO OUT 75Ω driver.
11 (8)	V OUT	Video signal input (2Vp-p)	Vo. 0 W W W W W W W W W W W W W W W W W W W	Output pin of the VIDEO OUT 75Ω driver.
12 (9)	Vcc 2	Apply 5.0V		Vcc for the VIDEO OUT 75 Ω driver.
13 (10)	CLP IN	Video signal input (0.5Vp-p)	Voc III GND	The RECV output of the video signal is C-coupled, treated with synchronization clamp, then input to the IC again.

*Note) For the 0 dB video input and AGC ON.
The same applies to the following.

No.	Symbol	Voltage	Equivalent Circuit	Description
14 (11)	RECV	Video signal input (1Vp-p)	V	REC VIDEO output pin. VCA or 2 dB Amp output.
		Video signal		Diede dema janut via et
		input (0.5Vp-p)	Vec .	Diode clamp input pin of the SYNCSEP circuit.
15 (12)	SS IN	2.10	T GND	External -II-
(13)		NC		
16	SYNC	Comp Sync output	>°°	Comp Sync output pin.
(14)			GND GND	7-1- <u>[ss</u>]
		Pulse input	No.	AGC DET hold draw control pulse input pin.
17 (15)	DOCP	3.2v	* (I)	1
		(Vтн: 2.1V)	GND	Inhibited at "H"
		Pulse input	Vale +	Input of the DDS back- ground level and SW pulse.
18 (16)	VOB	VOB	(B) (G) GND	CONT

No.	Symbol	Voltage	Equivalent Circuit	Description
19 (17)	vow	Pulse input	Voce The second of the second	Input of the DDS character level and SW pulse.
20 (18)	ARHD	Pulse input	V.,	PCM after recording area HD pulse input pin.
		(Vтн: 2.7V)	† * (B) gno	111
		Pulse input		PCM after recording mask pulse input pin.
21 (19)	MASK	5v ov	* (9) GND	MUTE AFREC
		(Vтн: 1.7V)		<u></u>
22		Pulse input		Mode switching logic pulse output pin.
(20)	SO	10		
23		Pulse Input	Vo.	Mode switching logic pulse input pin (clock).
(21)	СК	5V	and and	\
24	Ce	Pulse input	V ***	Mode switching logic pulse input pin (chip select).
(22)	CS OV	5V	\	

No.	Symbol	Voltage	Equivalent Circuit	Description
25 (23)	SI	Pulse input	V°°° V°°° V°°° V°°° V°°° V°°° V°°° V°°	Mode switching logic pulse input pin (serial in).
26 (24)	Vcc 1	Apply 5.0V		Vcc other than VIDEO OUT.
27		Video signal input (0.5Vp-p)	Vc.	Video signal input pin by diode clamp.
(25)	IN 1	2.1V clamp	(3) GND	External -II-
28 (26)	Vreg	4.2V	Vec 6 28 28 29 4 and	Built-in voltage regulator output pin.
29 (27)	GND 1			GND other than VIDEO OUT.
30		Video signal input (0.5Vp-p)	-W	Video signal input pin by diode clamp.
(28)	IN 2	2.1V clamp	30 gang	External -II - O
(29)		NC		




Electrical Characteristics

 $(Vcc = 5V, Ta = 25^{\circ}C)$


Test item	Symbol	Conditions	Test point	Min.	Тур.	Max.	Unit
Current consumption	Icc	For 0 dB Y signal input	12+26	16	23	30	mA
REMOUT frequency characteristic 5M/500K	Ro-f	A 357m Vp-p Sin wave is put on the input SYNC 0 dB 50% white signal	7	-1.5		1.0	dB
V out frequency characteristic 5M/500K	Vo-f	A 357m Vp-p Sin wave is put on the input SYNC 0 dB 50% white signal	11	-1.5		1.0	dB
Sync AGC input small level	AGC-L	Input SYNC-6 dB all black signal	14		143		mVp-p
Sync AGC input large level	AGC-H	Input SYNC+6 dB	14		143		mVp-p
Peak AGC operation	AGC-P	Input SYNC-6dB 100% white all sections	14	·	535		mVp-p
DDS 6 dB amplifier gain	DDS+6	Input SYNC 0 dB 100% white all sections	7	5.5		6.4	dB
Input-Vout amplifier gain	Vo+6	Input SYNC 0 dB 100% white all sections	11	11.2		12.6	dB
AGC OFF mode ampli- fier gain	AGC OFF	Input SYNC 0 dB 100% white all sections	14		2		dB
SYNC SEP output LO	SS-L	Input SYNC 0 dB all black	16		!	0.4	٧
SYNC SEP output HI	SS-H	Input SYNC 0 dB all black	16	2.3			٧
SYNC SEP output delay	SS-D	Input SYNC 0 dB all black	16			0.7	μS
SYNC SEP output pulse width	SS-W	Input SYNC 0 dB all black	16		5		μS
SYNC SEP operation upper limit	SS-O	Input SYNC 0 dB all black	14			+6	dB
SYNC SEP operation uper limit	SS-U	Input SYNC 0 dB all black	14	-6			dB
SI, CK, CS input LO level	LIN-L	Input CMOS drive				1.8	V
SI, CK, CS input HI level	LIN-H	Input CMOS drive		2.4			V
SO output LO level	\$O-L	No load	22			1.8	V
SO output HI level	SO-H	No load	22	2.4			V
CK-SO delay	CK-SO	No load		150		850	ns
VREG D.C.	VREG	Load 25kΩ	28	4.04		4.32	٧
IREF D.C.	V-IREF	Load 100kΩ	1	2.02		2.16	V
REMOUT SYNC DC	VRS	For SYNC 0 dB	7	1450	1600	1750	mV

Test item	Symbol	Conditions	Test point	Min.	Тур.	Max.	Unit
VOB black level	VOB-B	DC difference with NTSC VOB=2.5V	7		250		mV
VOB gray level	VOB-G	DC difference with NTSC BOB=5.0V	7		650		mV
VOW gray level	vow-g	DC difference with NTSC VOW=2.5V	7		570		mV
VOW white level	VOW-	DC difference with NTSC VOW=5.0V	7		970		mV
MASK ON RFM output	MASK	DC difference with NTSC MASK=4.0V	7	-	250		mV
MASK ON + ARHD ON RFM output	ARMD	DC difference with NTSC MASK=4.0V ARHD=4.0V	7	-60		+60	mV
JOGV ON RFM output	JOGV	DC difference with NTSC JOGV=4.0V	7	-60		+60	mV

CXA1200 and 1201 Connection Diagram




Timing Chart




CXA1201 SYNC & PEAK AGC Operation Chart

1) SYNC AGC




2) PEAK AGC



The p-p value of SYNC-white level is set to a constant or smaller value. The AGC operation is low if the white level large period is short.

3) SYNC & PEAK AGC




The PEAK AGC operation is higher.

When the SYNC shrinking Y signal comes in, SYNC AGC tries to elongate. However, PEAK AGC works stronger and suppresses to a certain level.


Y Signal Superimpose Circuit

(a) Fringed display




(b) Background display


No background




Timing of the character signal, fringe signal, and background signal



Operation for PCM after recording







CXA1201 DDS and JOG PCM Logic Chart

			Out	put			
MUTE	JOGVD	MASK	ARHD	VOB	vow		
Н	*	*	*	*	*	PED	1.9V
L	Н	*	*	*	*	SYNC	1.6V
L	L	Н	L	*	*	PED	1.9V
L	L	Н	н	*	*	SYNC	1.6V
L	L	L	*	М	L	BLACK	1.9V
L	L	L	*	Н	L	GRAY	2.3V
L	L	L	*	*	М	GRAY	2.2V
L	L	L	*	*	Н	WHITE	2.6V
L	L	L	*	L	L	NOR	MAL


VOB and VOW I/O Chart



Y Signal Test Method



SYNC SEP Test Method




SYNC 0 dB all black with color burst.

- DC is measured at the timings of SYNC and VIDEO
- 2) The SYNC delay and pulse width are measured for the output.


p-p detection at the timings of SYNC and VIDEO.

Serial data I/O Test Method



Serial Data Input Example (H & L of CMOS are used.) Н L JuS SG23 IN1, AGC ON, MUTE OFF Each timing and cycle are L **SG24** same as in the serial data Н I/O test method. **SG25** 1µS 500nS L **SG23** IN2, AGC ON, MUTE OFF **SG24** Ľ **SG25** Н SG23 IN3, AGC ON, MUTE OFF **SG24** Н SG25 SG23 PBIN, AGC ON, MUTE SG24 L **OFF** Н SG25 н L **SG23** Н IN1, AGC ON, MUTE ON SG24 Н **SG25** ່າມຣ 500 ns Н \$G23 L IN1, AGC OFF, MUTE OFF **SG24** Н SG25


Electrical Characteristics Test Circuit (CXA1201M)




Package Outline Unit:mm

CXA1201M

30pin SOP (Plastic) 375mil 0.7g





CXA1201Q

