

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

PROGRAMMABLE DIGITAL DELAY TIMER

FEATURES:

- · 8-bit programmable delay from microseconds to days
- · On chip oscillator (RC or Crystal) or external clock time base
- Selectable prescaler for real time delay generation based on 50Hz/60Hz time base or 32,768Hz watch crystal
- · Four operating modes
- · Reset input for delay abort
- · Low quiescent and operating current
- · Direct relay drive
- +3V to +18V operation (VDD VSS)
- LS7211N, LS7212N (DIP); LS7211N-S, LS7212N-S (SOIC) - See Figure 1 -

DESCRIPTION:

The **LS7211N** and **LS7212N** are CMOS integrated circuits for generating digitally programmable delays. The delay is controlled by 8 binary weighted inputs, WB0 - WB7, in conjunction with an applied clock or oscillator frequency. The programmed time delay manifests itself in the Delay Output (OUT) as a function of the Operating Mode selected by the Mode Select inputs A and B: One-Shot, Delayed Operate, Delayed Release or Dual Delay. The time delay is initiated by a transition of the Trigger Input (TRIG).

I/O DESCRIPTION:

MODE SELECT Inputs A & B (Pins 1 & 2) The 4 operating modes are selected by Inputs A and B according to Table 1

TABLE 1. MODE SELECTION

A 0	B 0	MODE One-Shot (OS)
0	1	Delayed Operate (DO)
1	0	Delayed Release (DR)
1	1	Dual Delay (DD)

Each input has an internal pull-up resistor of about 500k .


One-Shot Mode (OS)

A positive transition at the TRIG input causes OUT to switch low without delay and starts the delay timer. At the end of the programmed delay timeout, OUT switches high. If a delay timeout is in progress when a positive transition occurs at the TRIG input, the delay timer will be restarted. A negative transition at the TRIG input has no effect.

Delayed Operate Mode (DO)

A positive transition at the TRIG input starts the delay timer. At the end of the delay timeout, OUT switches low. A negative transition at the TRIG input causes OUT to switch high without delay. OUT is high when TRIG is low.

7211N-07209-1



July 2009



Delayed Release Mode (DR)

A negative transition at the TRIG inp<u>ut st</u>arts the delay timer. At the end of the delay timeout, OUT switches high. A postive transition <u>at the TRIG</u> input causes OUT to switch low without delay. OUT is low when TRIG is high.

Dual Delay Mode (DD)

A positive or negative transition at the TRIG input starts the delay timer. At the end of the delay timeout, OUT switches to the logic state which is the inverse of the TRIG input. If a delay timeout is in progress when a transition occurs at the TRIG input, the delay timer is restarted.

TRIGGER Input (TRIG, Pin 18)

A transition at the TRIG input causes OUT to switch with or without delay, depending on the selected mode. The TRIG input to \overline{OUT} transition relation is always opposite in polarity, with the exception of One-Shot mode. (See Mode definitions above.) TRIG input has an internal pull-down resistor of about 500k and is buffered by a Schmitt trigger to provide input hysteresis.

LS7211N TIME BASE Input (RC/CLOCK, Pin 4)

For **LS7211N**, the basic timing signal is applied at the RC/ CLOCK input. The clock can be provided from either an external source or generated by an internal oscillator by connecting an R-C network to this input.

The frequency of oscillation is given by $f \approx 1/RC$. Chip-tochip oscillation tolerance is $\pm 5\%$ for a fixed value of RC. The minimum resistance, R MIN = 4000 , VDD = + 4V

= 1200 , VDD = +10V

= 600 , VDD = +18V

The external clock mode is selected by applying a logic low to the RCS/CLKS input (Pin 5); the internal oscillator mode is selected by applying a high level to the RCS/CLKS input.

LS7212N TIME BASE Input (XTLI/CLOCK, Pin 4)

For **LS7212N**, the basic timing clock is applied to the XLTI/ CLOCK input from either an external clock source or generated by an internal crystal oscillator by connecting a crystal between XTLI/CLOCK input and the XTLO output (Pin 5).

LS7211N TIME BASE SELECT Input (RCS/CLKS, Pin 5)

For **LS7211N**, the external clock operation at Pin 4 is selected by applying a logic low to the RCS/CLKS input. The internal oscillator option with RC timer at Pin 4 is selected by applying a logic high at the RCS/CLKS input. RCS/CLKS input has an internal pull-down resistor of about 500k.

LS7212N TIME BASE Output (XTLO, Pin 5)

For **LS7212N**, when a crystal is used for generating the time base oscillation, the crystal is connected between XTLI/ CLOCK and XTLO pins.

PRESCALER SELECT Input (PSCLS, Pin 6)

The PSCLS input is a 3-state input, which selects one of three prescale factors according to Table 2.

TABLE 2. PRESCALE FACTOR SELECTION						
PSCLS Input Logic Level	S (Prescale LS7211N	Factor) LS7212N				
-						
Float	I	I				
Vss	3,000	32,768				
Vdd	3,600	32,768x60				

Using prescale factors of 3000 and 3600, delays in units of minutes can be produced from 50Hz and 60Hz line sources. Prescale factors of 32,768 and 32,768 x 60 can be used to generate accurate delays in units of seconds and minutes, respectively, from a 32kHz watch crystal.

7211N-062209-2

TIMER RESET Input (RESET, Pin 7)

When RESET input switches high, any timeout in progress is aborted and OUT switches high without delay. With RESET high, OUT remains high. When RESET switches low with TRIG low in any mode, OUT remains high. When RESET switches low with TRIG high in Delayed Operate and Dual Delay modes, the delay timer is started and OUT switches low at the end of the delay timeout. When RESET switches low with TRIG high in Delayed Release mode, OUT switches low with TRIG high in One-Shot mode, OUT remains high. RESET input has an internal pull-down resistor of about 500k , and is buffered by a Schmitt Trigger to provide input hysteresis.

Vss (-V, Pin 8)

Supply voltage negative terminal or GND.

DELAY Output (OUT, Pin 9)____

Except in One-Shot mode, OUT switches with or without delay (depending on mode) in inverse relation to the logic level of the TRIG input. In One-Shot mode, a timed low level is produced at OUT, in response to a positive transition of the TRIG input.

WEIGHTING BIT Inputs (WB7 to WB0, Pins 10 - 17)

Inputs WB0 through WB7 are binary weighted delay bits used to program the delay according to the following relations:

One-Shot Mode: Pulse width = <u>SW</u>

All other Modes: Delay = SW + 0.5

Where:

S = Prescale factor (See Table 2) f = Time base frequency at Pin 4 W = WB0 + WB1 + WB7


The weighting factor W is calculated by substituting in the equation above for W, the weighted values for all the WB inputs that are at logic high. The weighted values for the WB inputs are shown in Table 3. Each WB input has an internal pull-down resistor of about 500k $\,$.

TABLE 3. B	IT WEIGHTS
BITS	VALUE
WB0	1
WB1	2
WB2	4
WB3	8
WB4	16
WB5	32
WB6	64
WB7	128

VDD (+V, Pin 3) Supply voltage positive terminal.


ABSOLUTE MAXIMUM RAT		YMBOL			ALUE		UN	т			
DC Supply Voltage	-	VDD			+19		V	•			
Voltage (Any Pin)		VIN		Vss - 0.3		+ 0.3	v				
Operating Temperature		TA) to +85		°C				
Storage Temperature		TSTG	-65 to +150			°C					
ELECTRICAL CHARACTE	RISTICS (Vo		eference			-					
Characteristic	SYMBOL			20°C		+25°C	1.	85°C	11	Oanditian	
Characteristic	STMBUL	Vdd	Min	Max	Min	Max	Min	Max	Unit	Condition	
Supply Voltage	Vdd	-	3.0	18.0	3.0	18.0	3.0	18.0	V	-	
		3.0	-	66	-	55	-	44	μA		
Supply Current	ldd	10.0	-	252	-	210	-	168	μA	with the clock off a	
		18.0	-	540	-	450	-	360	μA	all inputs floating.	
Input Voltages:											
		3.0	-	0.8	-	0.75	-	0.7	V		
Reset, Trigger Low	Vtl	10.0	-	2.3	-	2.2	-	2.1	V	-	
		18.0	-	3.9	-	3.8	-	3.7	V		
		3.0	2.2	-	2.1	-	2.0	-	V		
Reset, Trigger High	Vth	10.0	6.1	-	6.0	-	5.9	-	V	-	
		18.0	9.7	-	10.5	-	11.0	-	V		
		3.0	0.7	-	0.7	-	0.7	-	V		
Reset, Trigger Hysteresis		10.0	2.2	-	2.2	-	2.2	-	V	-	
		18.0	3.9	-	3.9	-	3.9	-	V		
		3.0	-	1.1	-	1.1	-	1.1	V		
All other inputs, Low	VIL	10.0	-	4.5	-	4.5	-	4.5	V	-	
		18.0	-	10.6	-	10.6	-	10.6	V		
	Maria	3.0	1.9	-	1.9	-	1.9	-	V		
All other inputs, High	Vih	10.0	6.5	-	6.5	-	6.5	-	V	-	
Input Currents:		18.0	13.3	-	13.3	-	13.3	-	V		
input currents.		3.0	-	3.2	-	2.5	-	1.9	μA		
PSCLS Low	IPL	10.0		31	_	2.5	_	18	μΑ	Input at Vss	
1 0010 100	IFL	18.0	_	84	_	65	_	49	μΑ		
		3.0	-	9.8	-	7.5	-	5.8	μΑ		
PSCLS High	Iрн	10.0	-	31	-	24	-	18.2	μΑ	Input at VDD	
1 OOLO High		18.0	-	85	-	65	-	49	μΑ		
		3.0	-	6.0	-	5.0	-	4.0	μΑ		
A, B Low	IML	10.0	-	59	-	48	-	38	μΑ	Input at Vss	
N, D LOW	INIL	18.0	-	157	-	128	-	98	μΑ		
A, B High	Імн	-	-	100	-	100	-	200	nA	Input at VDD	
All other inputs, Low		-	-	100	-	100	-	200	nA	Input at Vss	
		3.0	-	33	-	27	-	23	μΑ		
All other inputs, High	Ін	10.0	-	120	-	105	-	81	μΑ	Input at VDD	
, a other apate, ragi		18.0	-	121	-	107	-	82	μΑ		
Output Current:											
		3.0	13.2	-	10.1	-	7.0	-	mA		
OUT Sink	Iosnk	10.0	26	-	19.7	-	15	-	mA	Vo = +0.5V	
		18.0	30.7	-	23.6	-	17	-	mA		
		3.0	4.1	-	3.2	-	2.1	-	mA		
OUT Source	IOSRC	10.0	7.2	-	5.5	-	4.1	-	mA	Vo = VDD - 0.5V	
		18.0	8.2	-	6.3	-	4.6	-	mA		


7211N-072009-3




← to->
$TRIG_{I} \qquad $
A, B A = 0, B = 1, Delayed Operate
Programmed Delay
$WB0-WB7$ $\downarrow \qquad \qquad$
Immediate Release
Note 1. TRIG input is clocked in by the negative edge of external clock.
Note 2. Inputs A, B and WB0 - WB7 are sampled only at a TRIG input transition and ignored at all other times.
Note 3. OUT is switched by the positive edge of the external clock.
FIGURE 3. INPUT/OUTPUT TIMING
← A→ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
A. Turn-on delay in DO and DD modes; Pulse-width in OS mode.
 B. Turn-off delay in DR and DD modes. C. Pulse-width extended by re-trigger in OS mode.
No effect in DO and DD modes because TRIG switches back low before turn-on delay has timed out.
D. Turn-off delay in DR mode.
 E. Turn-on delay in DO and DD modes; pulse-width in OS mode. F. No effect in DO, DR and DD modes because of TRIG's switching back to opposite levels.
G. Time-outs aborted and OUT forces high by RESET.
H. After the removal of RESET, OUT switches to the inverse polarity of TRIG immediately (DR) or after the timeout (DO, DD). No effect in OS.
FIGURE 4. MODE ILLUSTRATION WITH TRIG, OUT AND RESET

7211N-061906-5







$$fo = \frac{fi}{W+2}$$
 where W (weighting factor) = 0 to 255

The fo pulse width is non-symmetrical (non-50% duty -cycle)

CASE 2. MODE = DD; PRESCALE FACTOR, S = 1

In this setup a frequency division of the input clock, f i by a factor of 2 to 512, in increments of 2 can be obtained according to the equation:

$$fo = \frac{fi}{2(W+1)}$$
 where W (weighting factor) = 0 to 255

The fo pulse widths are symmetrical with 50% duty -cycle

