Document Title

256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating).

Revision History

Rev.No.	History	Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with Preliminary.	Aug. 5. 1998	Preliminary
Rev. 1.0	Release to Final Data Sheet. 1.1. Delete Preliminary.	Mar. 3. 1999	Final
Rev. 2.0	Add 10ns & Low Power Ver.	Apr. 24. 2000	Final
Rev. 3.0	Delete 20ns speed bin	Sep. 24. 2001	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



256K x 4 Bit (with OE) High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 10,12,15ns(Max.)
- Low Power Dissipation Standby (TTL) : 30mA(Max.)
 - (CMOS) : 5mA(Max.)
 - 0.5mA(Max.) L-Ver. only
 - Operating K6R1004C1C-10 : 75mA(Max.) K6R1004C1C-12 : 70mA(Max.) K6R1004C1C-15 : 68mA(Max.)
- Single 5.0V±10% Power Supply
- Single 5.0V±10% Power Supply
 TTL Compatible Inputs and Outputs
- ITL Compatible Inputs and Outputs
 I/O Compatible with 3.3V Device
- I/O Compatible with 3.3V
 Fully Static Operation
- Fully Static Operation
 No Clock or Refresh required
- No Clock or Refresh require
- Three State Outputs
- 2V Minimum Data Retention: L-ver. only
- Center Power/Ground Pin Configuration

Clk Gen.

Select

Row

Data

Cont.

CLK Gen.

Ao

A1

A2

A₃

A4

Δ5

A6

A7 A8

CS WE OE

I/O1 ~ I/O4

- Standard Pin Configuration :
 - K6R1004C1C-J : 32-SOJ-400


GENERAL DESCRIPTION

The K6R1004C1C is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The K6R1004C1C uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for highspeed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1004C1C is packaged in a 400 mil 32-pin plastic SOJ.

ORDERING INFORMATION

K6R1004C1C-C10/C12/C15	Commercial Temp.
K6R1004C1C-I10/I12/I15	Industrial Temp.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
ŌE	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



FUNCTIONAL BLOCK DIAGRAM

Pre-Charge Circuit

Memory Array

512 Rows

512x4 Columns

I/O Circuit &

Column Select

A9 A10 A11 A12 A13 A14 A15 A16 A17

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to Vcc+0.5V	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 7.0	V
Power Dissipation		Pd	1	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	ТА	0 to 70	°C
	Industrial	ТА	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Vін	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

* VIL(Min) = -2.0V a.c (Pulse Width \leq 8ns) for I \leq 20mA.

** VIH(Max) = Vcc + 2.0V a.c (Pulse Width \leq 8ns) for I \leq 20mA.

DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	L	VIN=Vss to Vcc	VIN=Vss to Vcc			μA
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc				μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	10ns	-	75	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	12ns	-	70	
			15ns	-	68	
Standby Current	lsв	Min. Cycle, CS=Vн		-	30	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V,	Normal	-	5	
		Vin≥Vcc-0.2V or Vin≤0.2V	L-Ver.	-	0.5	1
Output Low Voltage Level	Vol	Iol=8mA		-	0.4	V
Output High Voltage Level	Vон	Iон=-4mA		2.4	-	V
	Voh1*	Іон1=-0.1mA		-	3.95	V

* Vcc=5.0V±5%, Temp.=25°C.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ci/o	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

* Capacitance is sampled and not 100% tested.



Downloaded from Elcodis.com electronic components distributor

K6R1004C1C-C/C-L, K6R1004C1C-I/C-P

+5.0V

480Ω


5pF*

AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)




Dout

255Ω



* Capacitive Load consists of all components of the test environment.



 $\overline{}$

READ CYCLE*

Parameter	Symbol	K6R1004C1C-10		K6R1004C1C-12		K6R1004C1C-15		11
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	10	-	12	-	15	-	ns
Address Access Time	taa	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	10	-	12	-	15	ns
Output Enable to Valid Output	tOE	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tонz	0	5	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	10	-	12	-	15	ns

* The above parameters are also guaranteed at industrial temperature range.




WRITE CYCLE*

Parameter	Symbol	K6R100	4C1C-10	K6R1004C1C-12		K6R1004C1C-15		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tcw	7	-	8	-	9	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	7	-	8	-	9	-	ns
Write Pulse Width(OE High)	tWP	7	-	8	-	9	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	ns
Write Recovery Time	twR	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	ns
Data to Write Time Overlap	tDW	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


* The above parameters are also guaranteed at industrial temperature range.

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)




TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
 - 3. tHz and tOHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VoL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{CS}=V_{IL}$.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE = Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (DE=Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twe is measured from the end of write to the address change. twe applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10.When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
н	Х	Х*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	DIN	lcc

* X means Don't Care.




		, ,				
Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for Data Retention	Vdr	CS≥Vcc-0.2V	2.0	-	5.5	V
Data Retention Current	ldr	Vcc=3.0V, CS VIN≥Vcc-0.2V or VIN≤0.2V	-	-	0.4	mA
		Vcc=2.0V, CS ≥Vcc-0.2V VIN≥Vcc-0.2V or VIN≤0.2V	-	-	0.3	
Data Retention Set-Up Time	tSDR	See Data Retention	0	-	-	ns
Recovery Time	trdr	Wave form(below)	5	-	-	ms

DATA RETENTION CHARACTERISTICS*(TA=0 to 70°C)

* The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-ver only.

DATA RETENTION WAVE FORM





CMOS SRAM

PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400

