# **Document Title**

256Kx4 Bit (with OE) High Speed Static RAM(5.0V Operating), Revolutionary Pin out.

# **Revision History**

RevNo.	<u>History</u>		<u>Draft Data</u>	Remark	
Rev. 0.0	Initial release with De	esign Target.		Apr. 1st, 1997	Design Target
Rev.1.0	Release to Prelimina 1.1. Replace Design	ry Data Sheet. Target to Preliminary.	Jun. 1st, 1997	Preliminary	
Rev.2.0	2.4. Delete Industrial 2.5. Delete TSOP2 P	ry. ention Characteristics an Temperature Range Par ackage. oad of the test environme	t.	Feb. 25th, 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



# 256K x 4 Bit (with OE)High-Speed CMOS Static RAM

#### **FEATURES**

• Fast Access Time 8,10,12ns(Max.)

• Low Power Dissipation

Standby (TTL) : 50mA(Max.) (CMOS) : 10mA(Max.)

Operating K6R1004C1B-8 : 150mA(Max.) K6R1004C1B-10 : 145mA(Max.) K6R1004C1B-12 : 140mA(Max.)


- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
  - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- · Standard Pin Configuration

K6R1004C1B-J: 32-SOJ-400


## **GENERAL DESCRIPTION**

The K6R1004C1B is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The K6R1004C1B uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1004C1B is packaged in a 400 mil 32-pin plastic SOJ.

## PIN CONFIGURATION(Top View)



## **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN FUNCTION**

Pin Name	Pin Function			
A0 - A17	Address Inputs			
WE	Write Enable			
CS	Chip Select			
ŌĒ	Output Enable			
I/O1 ~ I/O4	Data Inputs/Outputs			
Vcc	Power(+5.0V)			
Vss	Ground			
N.C	No Connection			



## **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN, VOUT	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	Pb	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

<sup>\*</sup> VIL(Min) = -2.0V a.c(Pulse Width ≤ 6ns) for I ≤ 20mA.

## DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	lu	VIN=Vss to Vcc	-2	2	μΑ	
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT=VSS to VCC	-2	2	μΑ	
Operating Current	Icc	Min. Cycle, 100% Duty	8ns	-	150	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	10ns	-	145	
		12ns		-	140	
Standby Current	Isb	Min. Cycle, CS=Vін	Min. Cycle, CS=Vін			mA
	ISB1	f=0MHz, <del>CS</del> ≥Vcc-0.2V, VIN≥Vcc-0.2V or VIN≤0.2V	-	10		
Output Low Voltage Level	Vol	IoL=8mA	-	0.4	V	
Output High Voltage Level	Vон	IOH=-4mA	2.4	-	V	
	Voh1*	IOH1=-0.1mA		-	3.95	V

<sup>\*</sup> Vcc=5.0V±5%, Temp.=25°C.

## **CAPACITANCE\***(TA=25°C, f=1.0MHz)

ltem	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

<sup>\*</sup> Capacitance is sampled and not 100% tested.




<sup>\*\*</sup>  $V_{H}(Max) = V_{CC} + 2.0V$  a.c (Pulse Width  $\leq 6$ ns) for  $I \leq 20$ mA.

# AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)


## **TEST CONDITIONS**

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



#### **READ CYCLE**

Parameter	Symbol	K6R1004C1B-8		K6R1004C1B-10		K6R1004C1B-12		Unit
r ai ailletei	Symbol	Min	Max	Min	Max	Min	Max	Oill
Read Cycle Time	trc	8	-	10	-	12	-	ns
Address Access Time	taa	-	8	-	10	-	12	ns
Chip Select to Output	tco	-	8	-	10	-	12	ns
Output Enable to Valid Output	toe	-	4	-	5	-	6	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	0	6	ns
Output Disable to High-Z Output	tonz	0	4	0	5	0	6	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	8	-	10	-	12	ns

<sup>\*</sup> Capacitive Load consists of all components of the test environment.


<sup>\*</sup> Including Scope and Jig Capacitance

## **WRITE CYCLE**


Dozomotov	Cumbal	K6R1004C1B-8		K6R1004C1B-10		K6R1004C1B-12		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Oilit
Write Cycle Time	twc	8	-	10	-	12	-	ns
Chip Select to End of Write	tcw	6	-	7	-	8	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	6	-	7	-	8	-	ns
Write Pulse Width(OE High)	twp	6	-	7	-	8	-	ns
Write Pulse Width(OE Low)	twP1	8	-	10	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	4	0	5	0	6	ns
Data to Write Time Overlap	tow	4	-	5	-	6	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

## **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS} = \overline{OE} = VIL, \overline{WE} = VIH)$ 




## TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




#### NOTES(READ CYCLE)

- 1.  $\overline{\text{WE}}$  is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. this and tons are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voh or
- 4. At any given temperature and voltage condition, t+z(Max.) is less than tuz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested. 6. Device is continuously selected with CS=V<sub>IL</sub>.
- 7. Address valid prior to coincident with  $\overline{\text{CS}}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)




## TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)





## TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of  $\overline{\text{CS}}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. tw<u>R is measured from the end of write to the address change.</u> twR applied in case a write ends as  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10.When  $\overline{\text{CS}}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

## **FUNCTIONAL DESCRIPTION**

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	X	Write DIN		Icc

<sup>\*</sup> X means Don't Care.



## **PACKAGE DIMENSIONS**

Units:millimeters/Inches

## 32-SOJ-400

