## HA16141P/FP, HA16142P/FP <br> PFC and PWM Controller

REJ03F0145-0500
(Previous: ADE-204-036D)
Rev. 5.00
Jun 15, 2005

## Description

The HA16141P/FP and the HA16142P/FP are power supply controller ICs combining an AC-DC converter switching controllers for power factor correction and off-line power supply switching controllers. PFC (Power factor correction) section employs average current mode PWM and off-line power supply control section employs peak current mode PWM.

The HA16142P/FP is the change version of HA16141P/FP's PWM maximum on duty cycle.
The PFC operation can be turned on and off by external control signal. Use of this on/off function makes it possible to disable PFC operation at a low line voltage, or to perform remote control operation from the transformer secondary side. The PFC power supply boosted output voltage is not only fed to an error amplifier input signal but also fed to as the boost voltage monitor circuit. $\overline{\mathrm{PG}}$ signal is put out if the boost voltage is out-of-spec.

The PWM controller, which begins operation at the same time as release of the IC's UVLO (under-voltage lockout) is suitable for auxiliary power supply use in a multi-output power supply system.

## Features

- Synchronized PFC and PWM timing
- Self oscillation with fixed frequency

PFC $\quad: 100 \mathrm{kHz}( \pm 15 \%)$
PWM : $200 \mathrm{kHz}( \pm 15 \%)$

- PFC function on/off control
- PFC boosted output voltage monitor
- High-output current gate drivers

PFC driver peak current $\quad: \pm 1.5 \mathrm{~A}$ typ.
PWM driver peak current $: \pm 1.0$ A typ.

- PWM maximum on duty cycle
$72 \%$ min (HA16141P/FP)
49.5\% max (HA16142P/FP)


## Pin Arrangement



## Pin Description

| Pin No. | Symbol |  |
| :--- | :--- | :--- |
| 1 | GND | Ground |
| 2 | PWM-OUT | Power MOS FET driver output (PWM control) |
| 3 | PFC-OUT | Power MOS FET driver output (PFC control) |
| 4 | VCC | Supply voltage |
| 5 | VREF | Reference voltage |
| 6 | $\overline{\text { PG }}$ | Power Good signal output (open-drain output) |
| 7 | CAO | Average current control error amp. output |
| 8 | PFC-CS | PFC control current sense signal input |
| 9 | PFC-ON | PFC function on/off signal input |
| 10 | IAC | Multiplier reference current input |
| 11 | PFC-FB | PFC control error amp. input |
| 12 | TIM | Overcurrent timer time setting |
| 13 | PFC-EO | PFC control error amp. output |
| 14 | O.C | Overcurrent detector signal input |
| 15 | PWM-EO | PWM control error amp. output (photocoupler input also possible) (HA16141 only) |
|  |  | PWM control feedback voltage signal input (HA16142 only) |
| 16 | PWM-CS | PWM control current sense signal input |

## Block Diagram



## System Diagram



## Absolute Maximum Ratings

| $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Rating | Unit | Note |
| Supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | 20 | V |  |
| Peak PFC-OUT current | Ipk-pfc | $\pm 1.5$ | A | 3 |
| Peak PWM-OUT current | lpk-pwm | $\pm 1.0$ | A | 3 |
| DC PFC-OUT current | Idc-pfc | $\pm 0.15$ | A |  |
| DC PWM-OUT current | Idc-pwm | $\pm 0.10$ | A |  |
| Terminal voltage | Vi-group1 | -0.3 to V cc | V | 4 |
|  | Vi-group2 | -0.3 to Vref | V | 5 |
| CAO voltage | Vcao | -0.3 to Veoh-ca | V |  |
| PFC-EO voltage | Vpfc-eo | -0.3 to Veoh-pfc | V |  |
| PWM-EO voltage | Vpwm-eo | -0.3 to Veoh-pwm | V |  |
| PFC-ON voltage | Vpfc-on | -0.3 to +7 | V |  |
| IAC voltage | Vi-ac | -0.3 to +5 | V |  |
| IAC current | li-ac | 0.8 | mA |  |
| PFC-CS voltage | Vi-cs | -1.5 to +0.3 | V |  |
| TIM voltage | Vi-tim | -0.3 to +6 | V |  |
| VREF current | Io-ref | -20 | mA |  |
| $\overline{\text { PG }}$ voltage | Vo-pg | -0.3 to +7 | V |  |
| $\overline{\mathrm{PG}}$ current | Io-pg | 15 | mA |  |
| Power dissipation | $\mathrm{P}_{\mathrm{T}}$ | 1 | W | 6 |
| Operating temperature | Topr | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Junction temperature | Tj | 150 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. Rated voltages are with reference to the GND pin.
2. For rated currents, inflow to the IC is indicated by (+), and outflow by (-).
3. Shows the transient current when driving a capacitive load.
4. Group1 is the rated voltage for the following pins: PFC-OUT, PWM-OUT
5. Group2 is the rated voltage for the following pins: VREF, PFC-FB, PWM-CS
6. This is the value when the ambient temperature ( Ta ) is $25^{\circ} \mathrm{C}$ or below. If Ta exceeds $25^{\circ} \mathrm{C}$, the graph below applies. For the SOP package, this value is based on actual measurements on a $10 \%$ wiring density glass epoxy circuit board ( $40 \mathrm{~mm} \times 40 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ).


## Electrical Characteristics

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}\right)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply | Start threshold | $\mathrm{V}_{\mathrm{H}}$ | 12.2 | 13.0 | 13.8 | V |  |
|  | Shutdown threshold | $\mathrm{V}_{\mathrm{L}}$ | 9.4 | 10.0 | 10.6 | V |  |
|  | UVLO hysteresis | dV ${ }_{\text {UVL }}$ | 2.6 | 3.0 | 3.4 | V |  |
|  | Start-up current | Is | 150 | 200 | 300 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=12 \mathrm{~V}$ |
|  | Is temperature stability | $\mathrm{dl}_{\mathrm{s}} / \mathrm{dTa}$ | - | -0.3 | - | \%/ ${ }^{\circ} \mathrm{C}$ | *1 |
|  | Operating current | $\mathrm{I}_{\mathrm{Cc}}$ | 4 | 7 | 9 | mA | $\mathrm{IAC}=100 \mu \mathrm{~A}, \mathrm{C}_{\mathrm{L}}=0 \mathrm{~F}$ |
|  | Latch current | $\mathrm{l}_{\text {LATCH }}$ | 230 | 310 | 375 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=9 \mathrm{~V}$ |
|  | Shunt zener voltage | $\mathrm{V}_{\mathrm{z}}$ | 21.2 | 22.2 | 23.2 | V | $\mathrm{I}_{\mathrm{CC}}=14 \mathrm{~mA}$ |
|  | Vz temperature stability | $\mathrm{dV}_{\mathrm{z}} / \mathrm{dTa}$ | - | +4 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{Cc}}=14 \mathrm{~mA} * 1$ |
| PFC-OUT | Minimum duty cycle | Dmin-pfc | - | - | 0 | \% | $\mathrm{CAO}=3.6 \mathrm{~V}$ |
|  | Maximum duty cycle | Dmax-pfc | 90 | 95 | 98 | \% | $\mathrm{CAO}=0 \mathrm{~V}$ |
|  | Rise time | tr-pfc | - | 30 | 100 | ns | $C_{L}=1000 p$ |
|  | Fall time | $\mathrm{t}_{\mathrm{t}}$-pfc | - | 30 | 100 | ns | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{p}$ |
|  | Peak current | Ipk-pfc | - | 1.5 | - | A | $\mathrm{C}_{\mathrm{L}}=0.01 \mu \mathrm{~F}$ *1 |
|  | Low voltage | Vol1-pfc | - | 0.05 | 0.2 | V | lout $=20 \mathrm{~mA}$ |
|  |  | Vol2-pfc | - | 0.35 | 1.4 | V | lout $=200 \mathrm{~mA}$ |
|  |  | Vol3-pfc | - | 0.03 | 0.7 | V | Iout $=10 \mathrm{~mA}, \mathrm{~V}_{\text {CC }}=5 \mathrm{~V}$ |
|  | High voltage | Voh1-pfc | 13.5 | 13.9 | - | V | lout $=-20 \mathrm{~mA}$ |
|  |  | Voh2-pfc | 12.6 | 13.3 | - | V | lout $=-200 \mathrm{~mA}$ |
| PWM-OUT | Minimum duty cycle | Dmin-pwm |  | - | 0 | \% | $\begin{aligned} & \mathrm{PWM}-\mathrm{EO}=1.3 \mathrm{~V} \\ & \mathrm{PWM}-\mathrm{CS}=0 \mathrm{~V} \end{aligned}$ |
|  | Maximum duty cycle | Dmax-pwm | $72$ | 80 | 88 | \% | $\begin{aligned} & \mathrm{PWM}-\mathrm{EO}=5 \mathrm{~V} \\ & \mathrm{PWM}-\mathrm{CS}=0 \mathrm{~V} *^{2} \end{aligned}$ |
|  |  |  | 42.5 | 46 | 49.5 | \% | $\begin{aligned} & \text { PWM-EO }=5 \mathrm{~V} \\ & \text { PWM-CS }=0 \mathrm{~V}{ }^{3} \end{aligned}$ |
|  | Rise time | $\mathrm{tr}_{\text {r }}$-pwm |  | 30 | 100 | ns | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{p}$ |
|  | Fall time | $\mathrm{t}_{\mathrm{t}}$-pwm | - | 30 | 100 | ns | $C_{L}=1000 \mathrm{p}$ |
|  | Peak current | Ipk-pwm | - | 1.0 | - | A | $\mathrm{C}_{\mathrm{L}}=0.01 \mu \mathrm{~F}$ *1 |
|  | Low voltage | Vol1-pwm | - | 0.05 | 0.2 | V | lout $=20 \mathrm{~mA}$ |
|  |  | Vol2-pwm | - | 0.5 | 2.0 | V | lout $=200 \mathrm{~mA}$ |
|  |  | Vol3-pwm | - | 0.03 | 0.7 | V | lout $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
|  | High voltage | Voh1-pwm | 13.5 | 13.9 | - | V | lout $=-20 \mathrm{~mA}$ |
|  |  | Voh2-pwm | 12.0 | 13.0 | - | V | lout $=-200 \mathrm{~mA}$ |
| VREF | Output voltage | Vref | 4.9 | 5.0 | 5.1 | V | Isource $=1 \mathrm{~mA}$ |
|  | Line regulation | Vref-line | - | 5 | 20 | mV | $\begin{aligned} & \text { Isource }=1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=12 \mathrm{~V} \text { to } 18 \mathrm{~V} \end{aligned}$ |
|  | Load regulation | Vref-load | - | 5 | 20 | mV | Isource $=1 \mathrm{~mA}$ to 20 mA |
|  | Temperature stability | dVref | - | 80 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{Ta}=-40$ to $105^{\circ} \mathrm{C}{ }^{1}$ |

Notes: 1. Design spec.
2. Apply to HA16141.
3. Apply to HA16142.

Electrical Characteristics (cont.)
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}\right)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator | Initial accuracy | fpwm | 170 | 200 | 230 | kHz | Measured pin: PWM-OUT |
|  |  | fpfc | 85 | 100 | 115 | kHz | Measured pin: PFC-OUT |
|  | fpwm temperature stability | dfpwm/dTa | - | $\pm 0.1$ | - | \%/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{Ta}=-40$ to $105^{\circ} \mathrm{C}{ }^{1}$ |
|  | fpwm voltage stability | fpwm(line) | -1.5 | +0.5 | +1.5 | \% | $\mathrm{V}_{C C}=12 \mathrm{~V}$ to 18 V |
|  | Ramp peak voltage | Vramp-H | - | 3.4 | 3.6 | V |  |
|  | Ramp valley volatge | Vramp-L | - | 0.65 | - | V | *1 |
| PFC-ON | PFC on voltage | Von-pfc | 1.3 | 1.5 | 1.7 | V |  |
|  | PFC off voltage | Voff-pfc | 1.0 | 1.2 | 1.4 | V |  |
|  | PFC on-off hysteresis | dVon-off | 0.15 | 0.30 | 0.45 | V |  |
|  | Input current | Ipfc-on | - | 0.1 | 1.0 | $\mu \mathrm{A}$ | PFC-ON = 2V |
| $\frac{\text { Supervisor/ }}{}$$\overline{\mathrm{PG}}$ | $\begin{aligned} & \text { PFC GOOD } \\ & \text { threshold voltage } \end{aligned}$ | Vb-good | 2.29 | 2.34 | 2.39 | V | Input pin: PFC-FB |
|  | PFC FAIL threshold voltage | Vb-fail | 1.66 | 1.70 | 1.74 | V | Input pin: PFC-FB |
|  | $\begin{aligned} & \text { +B High } \\ & \text { PFC inhibit voltage } \end{aligned}$ | Vb-h | 2.69 | 2.75 | 2.81 | V | Input pin: PFC-FB |
|  | $\begin{aligned} & \text { +B High } \\ & \text { PFC restart voltage } \end{aligned}$ | Vb-res | 2.54 | 2.60 | 2.66 | V | Input pin: PFC-FB |
|  | $\overline{\text { PG leak current }}$ | loff-pg | - | 0.001 | 1.0 | $\mu \mathrm{A}$ | $\overline{\mathrm{PG}}=5 \mathrm{~V}$ |
|  | $\overline{\mathrm{PG}}$ shunt current | Ion-pg | 5 | 15 | - | mA | $\overline{\mathrm{PG}}=3 \mathrm{~V}$ *2 |
|  | Delay to $\overline{\mathrm{PG}}$ | tg-pg |  | $0.2$ | 1 | $\mu \mathrm{S}$ | Step signal (5 to OV) to PFC-ON |
| O.C (Over Current Detector) | O.C threshold voltage | $\mathrm{V}_{\text {OC }}$ | 0.27 | 0.30 | 0.33 | V |  |
|  | PWM-CS threshold voltage | $\mathrm{V}_{\text {cS }}$ | 0.9 | 1.0 | 1.1 | V |  |
|  | O.C input current | loc | - | -0.1 | -1.0 | $\mu \mathrm{A}$ | $\mathrm{O} . \mathrm{C}=0 \mathrm{~V}$ |
| Integrator | Sink current | Isnk-tim | 3.9 | 5.2 | 6.5 | $\mu \mathrm{A}$ | $\mathrm{TIM}=2 \mathrm{~V}$ |
|  | Source current O.C trigger | Isrc-tim1 | -16 | -21 | -26 | $\mu \mathrm{A}$ | $\mathrm{TIM}=2 \mathrm{~V}, \mathrm{O} . \mathrm{C}=0.5 \mathrm{~V} * 1$ |
|  | Source Current PWM-CS trigger | Isrc-tim2 | -25 | -33 | -41 | $\mu \mathrm{A}$ | $\underset{* 1}{\mathrm{TIM}}=2 \mathrm{~V}, \mathrm{PWM}-\mathrm{CS}=2 \mathrm{~V}$ |
|  | Integrated time O.C trigger | t-tim1 | 88 | 110 | 132 | $\mu \mathrm{S}$ | Step signal (0 to 1 V ) to O.C, Ctim = 1000p, <br> Measured pin: $\overline{\mathrm{PG}}$ |
|  | Integrated Time PWM-CS trigger | t-tim2 | 53 | 67 | 81 | $\mu \mathrm{S}$ | Step signal ( 0 to 2 V ) to PWM-CS, Ctim = 1000p, Measured pin: $\overline{\mathrm{PG}}$ |

Notes: 1. Design spec.
2. Maximum rating of PG current is 15 mA . Use series resistor to limit PG current lower than 15 mA .

Electrical Characteristics (cont.)
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}\right)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Latch | Threshold voltage for PFC stop | VIch-pfc | 2.4 | 2.5 | 2.6 | V | Input pin: TIM |
|  | Threshold Voltage for PWM stop | VIch-sys | 3.8 | 4.0 | 4.2 | V | Input pin: TIM |
|  | Latch Reset Voltage | Vcc-res | 6.1 | 7.1 | 8.1 | V |  |
| PWM-V ${ }_{\text {AMP }}$ | Feedback $\mathrm{V}_{\text {cc }}$ voltage | Vfb-pwm | 14.2 | 14.8 | 15.4 | V | PWM-EO $=2.5 \mathrm{~V}$ *2 |
|  | Open loop gain | Av-pwm | - | 45 | - | dB | $*^{1, * 2}$ |
|  | High voltage | Veoh-pwm | 5.1 | 5.7 | 6.3 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}, \\ & \text { PWM-EO: Open } \end{aligned}$ |
|  | Low voltage | Veol-pwm | - | 0.1 | 0.3 | V | $V_{\mathrm{CC}}=16 \mathrm{~V},$ <br> PWM-EO: Open *2 |
|  | Source current | Isrc-pwm | - | -77 | - | $\mu \mathrm{A}$ | ${ }^{* 1} \mathrm{~V}_{\mathrm{CC}}=11 \mathrm{~V}$ |
|  | Sink current | Isnk-pwm | - | 77 | - | $\mu \mathrm{A}$ | ${ }^{1} \mathrm{~V}_{\mathrm{CC}}=18 \mathrm{~V}{ }^{2}$ |
|  | Transconductance respect to $\mathrm{V}_{\mathrm{Cc}}$ | Gm-pwm | 19 | 27 | 35 | $\mu \mathrm{A} / \mathrm{V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \\ & \mathrm{PWM}-\mathrm{EO}=2.5 \mathrm{~V} *^{2} \end{aligned}$ |
| PWM current sense | Delay to output | td-cs | - | 210 | $300$ | ns | $\begin{aligned} & \mathrm{PWM}-\mathrm{EO}=5 \mathrm{~V}, \\ & \mathrm{PWM}-\mathrm{CS}=0 \text { to } 2 \mathrm{~V} \end{aligned}$ |
| PFC current limit | Threshold voltage | $\mathrm{V}_{\mathrm{LM}}$ | -0.47 | -0.50 | -0.53 | V |  |
|  | Delay to output | td-LM | - | 280 | 500 | ns | PFC-CS $=0$ to -1V |
| PFC-Vamp | Feedback voltage | Vfb-pfc | 2.45 | 2.50 | 2.55 | V | PFC-EO $=2.5 \mathrm{~V}$ |
|  | Input bias current | Ifb-pfc | -0.30 | -0.07 | +0.30 | $\mu \mathrm{A}$ | Measured pin: PFC-FB |
|  | Open loop gain | Av-pfc | - | -65 | - | dB | *1 |
|  | High voltage | Veoh-pfc | 5.1 | 5.7 | 6.3 | V | $\begin{aligned} & \text { PFC-FB = 2.3V, } \\ & \text { PFC-EO: Open } \end{aligned}$ |
|  | Low voltage | Veol-pfc |  | 0.1 | 0.3 | V | $\begin{aligned} & \text { PFC-FB = 2.7V, } \\ & \text { PFC-EO: Open } \end{aligned}$ |
|  | Source current | Isrc-pfc | $-62$ | -77 | -93 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{PFC}-\mathrm{FB}=1.0 \mathrm{~V}, \\ & \mathrm{PFC}-\mathrm{EO}=2.5 \mathrm{~V} \end{aligned}$ |
|  | Sink current | Isnk-pfc | 62 | 77 | 93 | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \mathrm{PFC}-\mathrm{FB}=4.0 \mathrm{~V}, \\ & \mathrm{PFC}-\mathrm{EO}=2.5 \mathrm{~V} \end{aligned}$ |
|  | Transconductance | Gm-pfcv | 120 | 160 | 200 | $\mu \mathrm{A} / \mathrm{V}$ | $\begin{aligned} & \mathrm{PFC}-\mathrm{FB}=2.5 \mathrm{~V}, \\ & \mathrm{PFC}-\mathrm{EO}=2.5 \mathrm{~V} \end{aligned}$ |

Notes: 1. Design spec.
2. Apply to HA16141.

Electrical Characteristics (cont.)
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}\right)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PFC-Camp | Input offset voltage | Vio-ca | - | $\pm 7$ | - | mV | *1 |
|  | Open loop gain | Av-ca | - | 65 | - | dB | *1 |
|  | High voltage | Veoh-ca | 5.1 | 5.7 | 6.3 | V |  |
|  | Low voltage | Veol-ca | - | 0.1 | 0.3 | V |  |
|  | Source current | Isrc-ca | - | -77 | - | $\mu \mathrm{A}$ | $\mathrm{CAO}=2.5 \mathrm{~V}{ }^{1}$ |
|  | Sink current | Isnk-ca | - | 77 | - | $\mu \mathrm{A}$ | $\mathrm{CAO}=2.5 \mathrm{~V}$ *1 |
|  | Transconductance | Gm-pfcc | 120 | 160 | 200 | $\mu \mathrm{A} / \mathrm{V}$ | *1 |
| IAC/ <br> Multiplier | IAC PIN voltage | Viac | 0.7 | 1.0 | 1.3 | V | $I A C=100 \mu \mathrm{~A}$ |
|  | Terminal offset current | Imo-offset | -56 | -75 | -94 | $\mu \mathrm{A}$ | $\mathrm{IAC}=0 \mathrm{~A}, \mathrm{PFC}-\mathrm{CS}=0 \mathrm{~V}$, Measured pin: PFC-CS |
|  | Output current (PFC-ON = 3.4V) | Imo1 | - | -25 | - | $\mu \mathrm{A}$ | $\begin{aligned} & \text { PFC-EO }=2 \mathrm{~V}, \\ & I A C=100 \mu \mathrm{~A} *, *^{2} \end{aligned}$ |
|  |  | Imo2 | - | -75 | - | $\mu \mathrm{A}$ | $\begin{aligned} & \text { PFC-EO }=4 \mathrm{~V}, \\ & I \mathrm{AC}=100 \mu \mathrm{~A} *^{1, * 2} \end{aligned}$ |
|  | Output current$(\text { PFC-ON }=3.9 \mathrm{~V})$ | Imo3 | - | -5 | - | $\mu \mathrm{A}$ | $\begin{aligned} & \text { PFC-EO }=2 \mathrm{~V}, \\ & I A C=100 \mu \mathrm{~A} *^{1}, *^{2} \end{aligned}$ |
|  |  | Imo4 | - | -15 |  | $\mu \mathrm{A}$ | $\begin{aligned} & \text { PFC-EO }=4 \mathrm{~V}, \\ & I A C=100 \mu \mathrm{~A} * 1,{ }^{2} \end{aligned}$ |
|  | PFC-CS resistance | Rmo | - | 2.7 | - | $\mathrm{k} \Omega$ | *1 |
| Gain selector | Threshold voltage for $\mathrm{K}=0.05$ | $\mathrm{V}_{\text {K-H }}$ | 3.71 | 3.83 | 3.95 | V |  |
|  | Threshold voltage for $\mathrm{K}=0.25$ | $\mathrm{V}_{\text {K-L }}$ |  | $3.63$ | 3.75 | V |  |
|  | $\mathrm{V}_{\mathrm{K}}$ hysteresis voltage | $\mathrm{dV}_{\mathrm{K}}$ | 0.15 | 0.20 | 0.25 | V | *1 |

Notes: 1. Design spec.
2. Imo1 to Imo4 are defined as,

Imo = (PFC-CS Terminal Current) $-($ Imo-offset $)$

## Internal Timing

## 1. UVLO


2. Oscillator, Gate driver output


Note: All numeric values in the figure are typical values.
3. PFC controller status


Notes: 1. All numeric values in the figure are typical values.
2. PFC-ON

The HA16141P/FP can perform on/off control of the PFC function using the PFC-ON pin.
If an AC voltage that has undergone primary rectification and has been divided with an external resistance is input, PFC stoppage is possible in the event of a low input voltage.
On/off control by means of a logic signal is also possible.
3. PFC-FB

The input to this pin is the voltage obtained by dividing the stepped-up PFC output voltage.
The pin voltage is fed back to the PFC control system, and is also used for step-up voltage logic decisions.
This is outlined in the figure below.

(Note 3 is continued on the next page)
3. PFC controller status (cont.)

Notes: 3. PFC-FB (cont.)
The actual input voltage to the PFC-FB pin is the step-up voltage divided with a resistance (see figure below). If $R 1$ is set as $710 \mathrm{k} \Omega$ and $R 2$ as $4.7 \mathrm{k} \Omega$, the decision voltage at the step-up pin $(+B)$ is as shown in the figure below.


Precondition: VREF GOOD, PFC-ON, Non latched.


Notes: 4. All numeric values in the figure are typical values.
4. PFC-ON pin

The following functions are effected by inputting an AC voltage that has undergone primary rectification and has been divided with an external resistance to the PFC-ON pin (see figure below).
a) Turning PFC operation off when AC voltage is low
b) Switching multiplier gain with AC 100 V system and 200 V system input


Precondition: VREF GOOD, Non latched.


Note: All numeric values in the figure are typical values.
5. Integrator (OC detection operation)

6. Integrator (PWM-CS detection operation)


## Mark Pattern



Notes: 1. Example of lot indication.
For example, a product manufactured in May 2000 has the markings " 0 E " in positions 12 in the above figure.

| Production |  | Indication |  |
| :---: | :---: | :---: | :---: |
| Month | Year | $\mathbf{1}$ | $\mathbf{2}$ |
| May | 2000 | 0 | E |


| Month | Jan | Feb | Mar | Apr | May | Jun | Jul | Aug | Sep | Oct | Nov | Dec |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | A | B | C | D | E | F | G | H | J | K | L | M |

2. Laser marking is used.

## Package Dimensions




RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2---2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
2. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
3. When using any or all of the information
. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to no responsibility for any damage, liability before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
emiconility or other loss resulting from the information contained herein
is potentially at stake. Please contact Renesas Technogned or manufactured for use in a device or system that is used under circumstances in which human life product contained hereis use.
4. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials
5. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
6. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

## RENESAS

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA $95134-1368$, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No. 205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

