

HAT2210R, HAT2210RJ

Silicon N Channel Power MOS FET with Schottky Barrier Diode
High Speed Power Switching

REJ03G0578-0300

Rev.3.00


Mar.15.2005

Features

- Low on-resistance
- Capable of 4.5 V gate drive
- High density mounting
- Built-in Schottky Barrier Diode

Outline

RENESAS Package code: PRSP0008DD-A
(Package name: SOP-8<FP-8DA>)



Absolute Maximum Ratings

(Ta = 25°C)

Item	Symbol	Ratings				Unit	
		HAT2210R		HAT2210RJ			
		MOS1	MOS2 & SBD	MOS1	MOS2 & SBD		
Drain to source voltage	V _{DSS}	30	30	30	30	V	
Gate to source voltage	V _{GSS}	±20	±12	±20	±12	V	
Drain current	I _D	7.5	8.0	7.5	8.0	A	
Drain peak current	I _D (pulse) ^{Note 1}	60	64	60	64	A	
Reverse drain current	I _{DR}	7.5	8.0	7.5	8.0	A	
Avalanche current	I _{AP} ^{Note 2}	—	—	7.5	8.0	A	
Avalanche energy	E _{AR} ^{Note 2}	—	—	5.62	6.4	mJ	
Channel dissipation	P _{ch} ^{Note 3}	1.5	1.5	1.5	1.5	W	
Channel temperature	T _{ch}	150	150	150	150	°C	
Storage temperature	T _{stg}	−55 to +150	−55 to +150	−55 to +150	−55 to +150	°C	

Notes: 1. PW ≤ 10 µs, duty cycle ≤ 1 %

2. Value at T_{ch} = 25°C, R_G ≥ 50 Ω

3. 1 Drive operation; When using the glass epoxy board (FR4 40 x 40 x 1.6 mm), PW ≤ 10 s

Electrical Characteristics

- MOS1

(Ta = 25°C)

Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Drain to source breakdown voltage	V _{(BR)DSS}	30	—	—	V	I _D = 10 mA, V _{GS} = 0
Gate to source leak current	I _{GSS}	—	—	±0.1	μA	V _{GS} = ±20 V, V _{DS} = 0
Zero gate voltage drain current	I _{DSS}	—	—	1	μA	V _{DS} = 30 V, V _{GS} = 0
Zero gate voltage drain current	I _{DSS}	—	—	—	μA	V _{DS} = 24 V, V _{GS} = 0,
drain current	I _{DSS}	—	—	10	μA	Ta = 125°C
Gate to source cutoff voltage	V _{GS(off)}	1.0	—	2.5	V	V _{DS} = 10 V, I _D = 1 mA
Static drain to source on state resistance	R _{DS(on)}	—	19	24	mΩ	I _D = 3.75 A, V _{GS} = 10 V ^{Note4}
	R _{DS(on)}	—	27	40	mΩ	I _D = 3.75 A, V _{GS} = 4.5 V ^{Note4}
Forward transfer admittance	y _{fs}	9	15	—	S	I _D = 3.75 A, V _{DS} = 10 V ^{Note4}
Input capacitance	C _{iss}	—	630	—	pF	V _{DS} = 10 V, V _{GS} = 0,
Output capacitance	C _{oss}	—	155	—	pF	f = 1MHz
Reverse transfer capacitance	C _{rss}	—	57	—	pF	
Total gate charge	Q _g	—	4.6	—	nC	V _{DD} = 10 V, V _{GS} = 4.5 V,
Gate to source charge	Q _{gs}	—	2.2	—	nC	I _D = 7.5 A
Gate to drain charge	Q _{gd}	—	1.2	—	nC	
Turn-on delay time	t _{d(on)}	—	7	—	ns	V _{GS} = 10 V, I _D = 3.75 A,
Rise time	t _r	—	14	—	ns	V _{DD} ≈ 10 V, R _L = 2.66 Ω,
Turn-off delay time	t _{d(off)}	—	36	—	ns	R _g = 4.7 Ω
Fall time	t _f	—	3.4	—	ns	
Body-drain diode forward voltage	V _{DF}	—	0.85	1.11	V	IF = 7.5 A, V _{GS} = 0 ^{Note4}
Body-drain diode reverse recovery time	t _{rr}	—	17	—	ns	IF = 7.5 A, V _{GS} = 0 diF/dt = 100 A/μs

Notes: 4. Pulse test

- MOS2 & Schottky Barrier Diode


(Ta = 25°C)


Item	Symbol	Min	Typ	Max	Unit	Test Conditions
Drain to source breakdown voltage	V _{(BR)DSS}	30	—	—	V	I _D = 10 mA, V _{GS} = 0
Gate to source leak current	I _{GSS}	—	—	±0.1	µA	V _{GS} = ±12 V, V _{DS} = 0
Zero gate voltage drain current	I _{DSS}	—	—	1	mA	V _{DS} = 30 V, V _{GS} = 0
Gate to source cutoff voltage	V _{GS(off)}	1.4	—	2.5	V	V _{DS} = 10 V, I _D = 1 mA
Static drain to source on state resistance	R _{D(on)}	—	17	22	mΩ	I _D = 4 A, V _{GS} = 10 V ^{Note4}
	R _{D(on)}	—	21	29	mΩ	I _D = 4 A, V _{GS} = 4.5 V ^{Note4}
Forward transfer admittance	y _{fs}	15	25	—	S	I _D = 4 A, V _{DS} = 10 V ^{Note4}
Input capacitance	C _{iss}	—	1330	—	pF	V _{DS} = 10 V, V _{GS} = 0, f = 1MHz
Output capacitance	C _{oss}	—	230	—	pF	
Reverse transfer capacitance	C _{rss}	—	92	—	pF	
Total gate charge	Q _g	—	11	—	nC	V _{DD} = 10 V, V _{GS} = 4.5 V, I _D = 8 A
Gate to source charge	Q _{gs}	—	3.8	—	nC	
Gate to drain charge	Q _{gd}	—	3.2	—	nC	
Turn-on delay time	t _{d(on)}	—	10	—	ns	V _{GS} = 10 V, I _D = 4 A,
Rise time	t _r	—	16	—	ns	V _{DD} ≈ 10 V, R _L = 2.5 Ω, R _g = 4.7 Ω
Turn-off delay time	t _{d(off)}	—	43	—	ns	
Fall time	t _f	—	3.9	—	ns	
Schottky Barrier diode forward voltage	V _F	—	0.5	—	V	IF = 3.5 A, V _{GS} = 0 ^{Note4}
Body-drain diode reverse recovery time	t _{rr}	—	15	—	ns	IF = 8 A, V _{GS} = 0 dI/F/dt = 100 A/µs


Notes: 4. Pulse test

Main Characteristics


- MOS1










- MOS2 & Schottky Barrier Diode







- Common



Package Dimensions

JEITA Package Code	RENESAS Code	Package Name	MASS[Typ.]
P-SOP8-3.95x4.9-1.27	PRSP0008DD-A	FP-8DA	0.085g

NOTE)

1. DIMENSIONS “*1(Nom)” AND “*2” DO NOT INCLUDE MOLD FLASH.
2. DIMENSION “*3” DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	—	4.90	5.3
E	—	3.95	—
A ₂	—	—	—
A ₁	0.10	0.14	0.25
A	—	—	1.75
b _p	0.34	0.42	0.50
b ₁	—	0.40	—
c	0.19	0.22	0.25
C ₁	—	0.20	—
θ	0°	—	8°
H _E	5.80	6.10	6.20
[e]	—	1.27	—
x	—	—	0.25
y	—	—	0.1
Z	—	—	0.75
L	0.40	0.60	1.27
L ₁	—	1.08	—

Ordering Information

Part Name	Quantity	Shipping Container
HAT2210R-EL-E	2500 pcs	Taping
HAT2210RJ-EL-E	2500 pcs	Taping

Note: For some grades, production may be terminated. Please contact the Renesas sales office to check the state of production before ordering the product.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.

Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001